industry news
Subscribe Now

Lattice Launches Free “@MachXO2 SPEED” Seminar Series

HILLSBORO, OR  JUNE 13, 2012  Lattice Semiconductor Corporation (NASDAQ: LSCC) today announced the “@MachXO2 Speed” seminar series in partnership with its worldwide network of sales representatives and distribution partners.  The seminar series includes hands-on technical training and live hardware demonstrations that focus on the innovative MachXO2™ PLD features that speed the design process and reduce time-to-market.  The seminar’s hands-on hardware demonstrations utilize the versatile, battery-powered MachXO2 Pico Development Kit, which is discounted to $29 for the remainder of 2012.

The initial @MachXO2 Speed seminar focuses on nine new reference and demonstration designs that enhance the usability of the built-in I2C, SPI and User Flash Memory functions in the low cost, low power MachXO2 PLD family’s unique Flash memory-based Embedded Function Block (EFB).  New technical features include commented, pre-verified RTL and C code that is easily re-usable to help engineers get a head start on their own design implementations.

The @MachXO2 Speed seminars are available worldwide from Lattice and its network of sales and distribution partners. “The MachXO2 Embedded Function Block simplifies the design process for our programmable logic customers,” said Rita Megling, Senior Vice President of Marketing at Lattice distribution partner Nu Horizons Electronics.  “We look forward to mobilizing our field applications engineering team to help our customers complete their PLD designs faster than ever.”

The @MachXO2 Speed seminars cover a wide variety of topics, including:

    • I2C-Slave (Lattice reference design number RD1124)
    • SPI-Slave (RD1125)
    • UFM access (RD1126)
    • Embedded Programming (RD1129)
    • I2C Master with I2C Slave (Lattice demonstration design number UG55)
    • SPI Master with SPI Slave (UG56)
    • Master I2C & SPI Using C and the LatticeMico8 Microcontroller (UG54)
    • Programming via the Wishbone Bus Interface (UG57)
    • Low Power Control (UG58)

Customers can sign up to schedule an @MachXO2 Speed seminar at http://www.latticesemi.com/xo2speed or by contacting a local Lattice sales office at http://www.latticesemi.com/sales.

Pricing and Availability

Promotional pricing for the MachXO2 Pico Development Kit is $29 for kits ordered via the Lattice online store at www.latticesemi.com/store and through Lattice distributors through December 31, 2012, or while promotional quantities last.  More information regarding the MachXO2 Pico Development Kit is available at www.latticesemi.com/mxo2-pico-kit.

Lattice’s entire portfolio of reference designs optimized for the MachXO2 family can be downloaded at no cost from the Lattice website at www.latticesemi.com/xo2ip

Other demonstration designs, application notes and further information about the Lattice MachXO2 PLD family are located at www.latticesemi.com/machxo2.

All MachXO2 PLDs are fully production qualified and have been shipping since 2011.  MachXO2 PLDs feature a broad range of densities, packages and speed grade options and are available for ordering via the Lattice online store and through www.latticesemi.com/sales.  Free Lattice Diamond® design software can be downloaded at www.latticesemi.com/latticediamond/downloads.

About Lattice Semiconductor

Lattice is a service-driven developer of innovative low cost, low power programmable design solutions.  For more information about how our FPGACPLD and programmablepower management  devices help our customers unlock their innovation, visit www.latticesemi.com.  You can also follow us via TwitterFacebook, or RSS.

Leave a Reply

featured blogs
May 6, 2026
Hollywood has struck gold with The Lord of the Rings and Dune'”so which sci-fi and fantasy books should filmmakers tackle next?...

featured paper

Want early design analysis without simulation?

Sponsored by Siemens Digital Industries Software

Traditional verification methods are failing today's complex IC designs, which require a proactive, early-stage analysis approach. A shift-left methodology addresses IP block integration challenges and the limitations of traditional simulation and ERC tools. Insight Analyzer detects hard-to-find leakage issues across power domains, enabling early analysis without full simulation. Identify inefficiencies earlier to reduce rework, improve reliability, and enhance power performance.

Click to read more!

featured chalk talk

What’s Driving Zephyr’s Momentum
In this episode of Chalk Talk, Brendon Slade from NXP and Amelia Dalton explore what Zephyr makes unique, how it compares to other RTOS options, and how its design philosophy enables developers to scale from simple prototypes to production-ready systems with confidence.
May 4, 2026
9,573 views