industry news
Subscribe Now

Synopsys Honors Accellera Systems Initiative with 2012 Tenzing Norgay Interoperability Achievement Award

MOUNTAIN VIEW, Calif., May 24, 2012 /PRNewswire/ — Synopsys, Inc. (Nasdaq: SNPS), a world leader in software and IP for semiconductor design, verification and manufacturing, announced that Accellera Systems Initiative will receive Synopsys’ twelfth annual Tenzing Norgay Interoperability Achievement Award for advancing industry standards that enable interoperable system design flows.

The Accellera Systems Initiative was formed in December 2011 through the merger of Open SystemC Initiative (OSCI) and Accellera. Since 2000, the two organizations have developed standards that are widely used in the semiconductor industry; Accellera developed SystemVerilog, Unified Power Format (UPF) and IP-XACT; and OSCI developed SystemC and TLM-2.0. These standards are underlying formats that enable interoperability among design and verification tools, allowing engineers to go from system level design to final signoff. With large overlap in their membership and the need to collaborate to enhance current standards for increasing complexity of future designs, the two organizations merged in 2011.

“We are honored to accept the Tenzing Norgay Interoperability Achievement Award,” said Dr. Shishpal Rawat, Accellera Systems Initiative chair. “We continue to strive for developing standards that enable interoperability across the entire design flow. The new organization will offer uniform policies and procedures leading to operational efficiencies in developing and promoting EDA and IP standards across the entire design and verification flow.”

In recent years, the user community has sought solutions that demanded greater interaction between OSCI and Accellera standards, namely SystemC and SystemVerilog respectively. With significant similarities in the two organizations’ membership and in their goals of taking standards through IEEE for broader adoption around the world, it became clear that the combined organization could serve the user community more efficiently. As a result, all of the standards development effort will be done in technical sub-committees governed by one set of policies and procedures, and following a uniform IP Rights policy. The streamlined development process will provide for better standards, which will enable interoperable tools and comprehensive methodologies for system and system-on-chip (SoC) designers.

“OSCI and Accellera have played important roles in developing open, inclusive standards for system and SoC designers,” said Rich Goldman, vice president of corporate marketing and strategic market development at Synopsys. “We applaud their merger to broaden the member collaboration under one single organizational umbrella.”

About the Tenzing Norgay Interoperability Achievement Award

The Tenzing Norgay Interoperability Achievement Award was established by Synopsys to recognize EDA providers who collaborate on interoperable design flows that benefit the user community. The award is presented annually to organizations that have surpassed common levels of interoperability, have contributed to overall industry advancement and have helped provide a new view of the future for EDA interoperability. Named for the crucial role that Sherpa Tenzing Norgay played in the first successful attempt to reach the summit of Mount Everest in 1953, the Interoperability Achievement Award recognizes achievements that are critical to a designer’s success.

About Accellera Systems Initiative

Accellera Systems Initiative is an independent, not-for-profit organization dedicated to create, support, promote and advance system-level design, modeling and verification standards for use by the worldwide electronics industry. The organization accelerates standards development, and as part of its ongoing partnership with the IEEE, its standards are contributed to the IEEE Standards Association for formal standardization and ongoing change control. For more information, please visit www.accellera.org. For membership information, please email membership@accellera.org.

About Synopsys

Synopsys, Inc. (Nasdaq:SNPS) is a world leader in electronic design automation (EDA), supplying the global electronics market with the software, intellectual property (IP) and services used in semiconductor design, verification and manufacturing. Synopsys’ comprehensive, integrated portfolio of implementation, verification, IP, manufacturing and field-programmable gate array (FPGA) solutions helps address the key challenges designers and manufacturers face today, such as power and yield management, system-to-silicon verification and time-to-results. These technology-leading solutions help give Synopsys customers a competitive edge in bringing the best products to market quickly while reducing costs and schedule risk. Synopsys is headquartered in Mountain View, California, and has approximately 70 offices located throughout North America, Europe, Japan, Asia and India. Visit Synopsys online at http://www.synopsys.com/.

Leave a Reply

featured blogs
May 2, 2024
I'm envisioning what one of these pieces would look like on the wall of my office. It would look awesome!...
Apr 30, 2024
Analog IC design engineers need breakthrough technologies & chip design tools to solve modern challenges; learn more from our analog design panel at SNUG 2024.The post Why Analog Design Challenges Need Breakthrough Technologies appeared first on Chip Design....

featured video

Introducing Altera® Agilex 5 FPGAs and SoCs

Sponsored by Intel

Learn about the Altera Agilex 5 FPGA Family for tomorrow’s edge intelligent applications.

To learn more about Agilex 5 visit: Agilex™ 5 FPGA and SoC FPGA Product Overview

featured paper

Altera® FPGAs and SoCs with FPGA AI Suite and OpenVINO™ Toolkit Drive Embedded/Edge AI/Machine Learning Applications

Sponsored by Intel

Describes the emerging use cases of FPGA-based AI inference in edge and custom AI applications, and software and hardware solutions for edge FPGA AI.

Click here to read more

featured chalk talk

Intel AI Update
Sponsored by Mouser Electronics and Intel
In this episode of Chalk Talk, Amelia Dalton and Peter Tea from Intel explore how Intel is making AI implementation easier than ever before. They examine the typical workflows involved in artificial intelligence designs, the benefits that Intel’s scalable Xeon processor brings to AI projects, and how you can take advantage of the Intel AI ecosystem to further innovation in your next design.
Oct 6, 2023
26,481 views