industry news
Subscribe Now

Microsoft Joins Hybrid Memory Cube Consortium, Which Aims to Break Down Memory Wall

BOISE, Idaho and SAN JOSE, Calif., 2012-05-08 16:00 CEST (GLOBE NEWSWIRE) — The Hybrid Memory Cube Consortium (HMCC), led by Micron Technology, Inc. (Nasdaq:MU), and Samsung Electronics Co., Ltd., today announced that Microsoft Corp. has joined the consortium. The HMCC is a collaboration of original equipment manufacturers (OEMs), enablers and integrators who are cooperating to develop and implement an open interface standard for an innovative new memory technology called the Hybrid Memory Cube (HMC). Micron and Samsung, the initial developing members of the HMCC, are working closely with Altera, IBM, Open-Silicon, Xilinx and now Microsoft to accelerate widespread industry adoption of HMC technology.

The technology will enable highly efficient memory solutions for applications ranging from industrial products to high-performance computing and large-scale networking. The HMCC’s team of developers plans to deliver a draft interface specification to a growing number of “adopters” that are joining the consortium. Then, the combined team of developers and adopters will refine the draft and release a final interface specification at the end of this year.

Adopter membership in the HMCC is available to any company interested in joining the consortium and participating in the specification development. The HMCC has responded to interest from more than 75 prospective adopters.

As envisioned, HMC capabilities will leap beyond current and near-term memory architectures in the areas of performance, packaging and power efficiencies, offering a major shift from present memory technology. By opening new doors for developers, manufacturers and architects, the consortium is committed to making HMC a new standard in high-performance memory technology.

“HMC technology represents a major step forward in the direction of increasing memory bandwidth and performance, while decreasing the energy and latency needed for moving data between the memory arrays and the processor cores, ” said KD Hallman, General Manager of Microsoft Strategic Software/Silicon Architectures. “Harvesting this solution for various future systems could lead to better and/or novel digital experiences.”

One of the primary challenges facing the industry — and a key motivation for forming the HMCC — is that the memory bandwidth required by high-performance computers and next-generation networking equipment has increased beyond what conventional memory architectures can provide. The term “memory wall” has been used to describe this dilemma. Breaking through the memory wall requires architecture such as the HMC that can provide increased density and bandwidth at significantly reduced power consumption.

Additional information, technical specifications, tools and support for adopting the technology can be found at www.hybridmemorycube.org.

About the HMCC

Founded by leading members of the world’s semiconductor community, the Hybrid Memory Cube Consortium (HMCC) is dedicated to the development and establishment of an industry-standard interface specification for the Hybrid Memory Cube technology. Members of the consortium presently include Micron, Samsung, Altera, Open-Silicon, Xilinx, IBM and Microsoft. More than75 prospective adopters are exploring consortium membership. To learn more about the HMCC, visit www.hybridmemorycube.org.

Leave a Reply

featured blogs
May 6, 2026
Hollywood has struck gold with The Lord of the Rings and Dune'”so which sci-fi and fantasy books should filmmakers tackle next?...

featured paper

Quickly and accurately identify inter-domain leakage issues in IC designs

Sponsored by Siemens Digital Industries Software

Power domain leakage is a major IC reliability issue, often missed by traditional tools. This white paper describes challenges of identifying leakage, types of false results, and presents Siemens EDA’s Insight Analyzer. The tool proactively finds true leakage paths, filters out false positives, and helps circuit designers quickly fix risks—enabling more robust, reliable chip designs. With detailed, context-aware analysis, designers save time and improve silicon quality.

Click to read more

featured chalk talk

What’s Driving Zephyr’s Momentum
In this episode of Chalk Talk, Brendon Slade from NXP and Amelia Dalton explore what Zephyr makes unique, how it compares to other RTOS options, and how its design philosophy enables developers to scale from simple prototypes to production-ready systems with confidence.
May 4, 2026
3,386 views