industry news
Subscribe Now

Lattice Announces Revolutionary Power Management Architecture

HILLSBORO, OR – MAY 7, 2012 – Lattice Semiconductor Corporation (NASDAQ: LSCC) today announced a scalable, in-system upgradable, star topology power management architecture that can be used across a wide range of circuit boards requiring more than 12 power supply rails.  Lattice has simultaneously made available two new application notes for its award winning Platform Manager™ devices that will enable customers to quickly adopt the new architecture. 

“The number of power supply rails in a circuit board has been steadily increasing,” said Shakeel Peera, Director of Strategic Marketing for Lattice Semiconductor.  “These new application notes help expedite implementation of a centralized, scalable and flexible power management algorithm within a single Platform Manager device.” 

Power management functions include supply sequencing, monitoring, hot-swap control, reset and other supervisory signal generation.  The complexity of power management functions grows significantly when the number of circuit board power supplies increases.  The solution often demands the use of multiple power management devices.  As a result, designers typically are forced to partition the overall power management task and implement it using distributed algorithms in multiple devices, a costly and time consuming approach.  The inadequacies of this approach become apparent only during the board debug stage, forcing board re-spin and costly project delays.  The integrated power management approach made possible by the Platform Manager devices, on the other hand, reduces cost and increases board reliability. 

The application notes describe unrestricted access to power supply status indicators and the ability to control all board management functions.  Designers are easily able to modify their algorithm to meet unforeseen power management requirements and minimize the need for a board re-spin.

Two New Platform Manager Application Notes

AN6089: Scalable Centralized Power Management with Field Upgrade Support

  • Describes how the 
  • Platform Manager device can be used as a centralized controller to implement flexible sequencing and precision monitoring of up to 36 power supply rails on a circuit board.
  • Discusses the use of a star topology and fast serial interface to provide a seamless, scalable solution to manage up to 36 power supply rails usingadditional Lattice Power Manager II devices.

Download Platform Manager Application Note AN6089

AN6088: Fail-Safe Sequencing During Field Upgrades with Platform Manager

  • Describes how to enable field updates to the power management algorithm with a fail-safe sequencing backup that restores board operation if the field update procedure is interrupted.

Download Platform Manager Application Note AN6088

Software Support for Power Manager II and Platform Manager Products

Designs for the Power Manager II and Platform Manager devices are implemented using Lattice PAC-Designer® and Lattice Diamond® design software tools that are available for download free of charge from the Lattice website at www.latticesemi.com/pac-designer and www.latticesemi.com/latticediamond 

For more information about Power Manager Devices, visit http://www.latticesemi.com/products/powermanager/index.cfm

About the Platform Manager Family

The innovative Platform Manager product family consists of two devices, the LPTM10-1247 and LPTM10-12107.  The LPTM10-1247 device can monitor 12 power supply rails and supports 47 combined digital inputs and digital outputs, while the LPTM10-12107 monitors up to 12 power supply rails and supports 107 combined digital inputs and digital outputs.  Functionally, these devices include both a power management section and a digital board management section.  The power management section consists of a programmable threshold, precision differential input comparator block with an accuracy of 0.7%, a 48-macrocell CPLD, programmable hardware timers, a 10-bit analog to digital converter and a trim block for the trimming and margining of supplies.  The digital board management section consists of a 640-LUT FPGA and programmable logic interface I/O.

All Lattice mixed-signal product families are supported by development kits and reference designs that enable fast, easy product development. 

About Lattice Semiconductor

Lattice is a service-driven developer of innovative low cost, low power programmable design solutions.  For more information about how our FPGA, CPLD and programmable power management devices help our customers unlock their innovation, visit www.latticesemi.com.  You can also follow us via Twitter,Facebook, or RSS.

Leave a Reply

featured blogs
May 8, 2024
Learn how artificial intelligence of things (AIoT) applications at the edge rely on TSMC's N12e manufacturing processes and specialized semiconductor IP.The post How Synopsys IP and TSMC’s N12e Process are Driving AIoT appeared first on Chip Design....
May 2, 2024
I'm envisioning what one of these pieces would look like on the wall of my office. It would look awesome!...

featured video

Introducing Altera® Agilex 5 FPGAs and SoCs

Sponsored by Intel

Learn about the Altera Agilex 5 FPGA Family for tomorrow’s edge intelligent applications.

To learn more about Agilex 5 visit: Agilex™ 5 FPGA and SoC FPGA Product Overview

featured paper

Achieve Greater Design Flexibility and Reduce Costs with Chiplets

Sponsored by Keysight

Chiplets are a new way to build a system-on-chips (SoCs) to improve yields and reduce costs. It partitions the chip into discrete elements and connects them with a standardized interface, enabling designers to meet performance, efficiency, power, size, and cost challenges in the 5 / 6G, artificial intelligence (AI), and virtual reality (VR) era. This white paper will discuss the shift to chiplet adoption and Keysight EDA's implementation of the communication standard (UCIe) into the Keysight Advanced Design System (ADS).

Dive into the technical details – download now.

featured chalk talk

Accessing AWS IoT Services Securely over LTE-M
Developing a connected IoT design from scratch can be a complicated endeavor. In this episode of Chalk Talk, Amelia Dalton, Harald Kröll from u-blox, Lucio Di Jasio from AWS, and Rob Reynolds from SparkFun Electronics examine the details of the AWS IoT ExpressLink SARA-R5 starter kit. They explore the common IoT development design challenges that AWS IoT ExpressLink SARA-R5 starter kit is looking to solve and how you can get started using this kit in your next connected IoT design.
Oct 26, 2023
25,984 views