industry news
Subscribe Now

Synopsys Extends Leadership in Storage Standards Verification IP with NVM Express

MOUNTAIN VIEW, Calif., March 22, 2012 /PRNewswire/ — Synopsys, Inc. (Nasdaq: SNPS), a world leader in software and IP used in the design, verification and manufacture of electronic components and systems, today announced availability of verification IP (VIP) for Non-Volatile Memory Express (NVMe), an emerging storage protocol for connecting solid state drives (SSDs) directly to the PCI Express® interface. With the addition of the NVM Express protocol to its leading serial ATA (SATA) and serial attached SCSI (SAS) verification IP, Synopsys expands its portfolio and leadership in verification IP for storage protocols.

The first-to-market release of NVMe verification IP was enabled by Synopsys’ recent acquisition of ExpertIO, which brought expertise and a strong portfolio of storage-based verification IP. ExpertIO has been an active member and contributor to the NVM Express architectural committee since its inception.

“Synopsys is focused on delivering high-performance, easy-to-use, high-quality verification IP across a full spectrum of methodologies and simulators,” said Craig Stoops, group director, research and development in the Synopsys Verification Group. “The addition of NVMe further expands our portfolio of verification IP and enables early NVMe adopters to use this emerging protocol to better meet their aggressive time-to-market windows.”

“NVM Express is a key enabler for high-performance PCIe SSDs,” said Amber Huffman, chair of the NVM Express Working Group and principal engineer of the Intel Storage Technologies Group. “The availability of verification IP for NVM Express at this stage of development will enable faster adoption of this exciting new technology. We expect to see NVM Express SSD products shipping later this year.”

NVMe provides a command set, queuing layer and register interface optimized for PCI Express-based SSDs. The NVMe verification IP is a new upper-level protocol layer that can be integrated with Synopsys’ industry-proven ExpertIO PCI Express verification IP.

Availability

The verification IP for NVM Express is available immediately with support for SystemVerilog and UVM on major simulators. See the complete list of Synopsys verification IP at http://www.synopsys.com/VIP. For more information on NVM Express visithttp://www.nvmexpress.org.

About Synopsys®

Synopsys, Inc. (Nasdaq: SNPS) is a world leader in electronic design automation (EDA), supplying the global electronics market with the software, intellectual property (IP) and services used in semiconductor design, verification and manufacturing. Synopsys’ comprehensive, integrated portfolio of implementation, verification, IP, manufacturing and field-programmable gate array (FPGA) solutions helps address the key challenges designers and manufacturers face today, such as power and yield management, system-to-silicon verification and time-to-results. These technology-leading solutions help give Synopsys customers a competitive edge in bringing the best products to market quickly while reducing costs and schedule risk. Synopsys is headquartered in Mountain View, California, and has approximately 70 offices located throughout North America, Europe, Japan, Asia and India. Visit Synopsys online at http://www.synopsys.com/.

Leave a Reply

featured blogs
Dec 8, 2023
Read the technical brief to learn about Mixed-Order Mesh Curving using Cadence Fidelity Pointwise. When performing numerical simulations on complex systems, discretization schemes are necessary for the governing equations and geometry. In computational fluid dynamics (CFD) si...
Dec 7, 2023
Explore the different memory technologies at the heart of AI SoC memory architecture and learn about the advantages of SRAM, ReRAM, MRAM, and beyond.The post The Importance of Memory Architecture for AI SoCs appeared first on Chip Design....
Nov 6, 2023
Suffice it to say that everyone and everything in these images was shot in-camera underwater, and that the results truly are haunting....

featured video

Dramatically Improve PPA and Productivity with Generative AI

Sponsored by Cadence Design Systems

Discover how you can quickly optimize flows for many blocks concurrently and use that knowledge for your next design. The Cadence Cerebrus Intelligent Chip Explorer is a revolutionary, AI-driven, automated approach to chip design flow optimization. Block engineers specify the design goals, and generative AI features within Cadence Cerebrus Explorer will intelligently optimize the design to meet the power, performance, and area (PPA) goals in a completely automated way.

Click here for more information

featured paper

Power and Performance Analysis of FIR Filters and FFTs on Intel Agilex® 7 FPGAs

Sponsored by Intel

Learn about the Future of Intel Programmable Solutions Group at intel.com/leap. The power and performance efficiency of digital signal processing (DSP) workloads play a significant role in the evolution of modern-day technology. Compare benchmarks of finite impulse response (FIR) filters and fast Fourier transform (FFT) designs on Intel Agilex® 7 FPGAs to publicly available results from AMD’s Versal* FPGAs and artificial intelligence engines.

Read more

featured chalk talk

Bluetooth LE Audio
Bluetooth LE Audio is a prominent component in audio innovation today. In this episode of Chalk Talk, Finn Boetius from Nordic Semiconductor and Amelia Dalton discuss the what, where, and how of Bluetooth LE audio. They take a closer look at Bluetooth LE audio profiles, the architecture of Bluetooth LE audio and how you can get started using Bluetooth LE audio in your next design.
Jan 3, 2023
40,659 views