industry news
Subscribe Now

Springsoft Delivers Breakthrough Productivity With Third Generation Chip Debug Platform

HSINCHU, Taiwan, March 5, 2012 — SpringSoft, Inc., a global supplier of specialized IC design software, today unveiled the third generation of its market-leading debug automation software. The new Verdi3™ product is an open platform that introduces user personalization, customization, and enhanced interoperability to create a powerful debug cockpit, and is built on a next-generation software architecture for significant performance and capacity gains.

In order to keep pace with the increasing complexity and size of digital ICs, as well as the sophisticated methodologies used to verify them, existing debug solutions must be re-tooled to maximize user productivity and better reflect the way engineers work in evolving functional verification environments. SpringSoft’s Verdi3 Automated Debug Platform addresses these requirements by delivering a two-fold performance increase with 30% smaller files than the previous generation, and enabling users to personalize the debug environment and seamlessly integrate custom applications created with the Verdi Interoperable Apps (VIA) platform for rapid and reliable deployment.

  “For more than a decade, Springsoft has continuously delivered innovative technologies that enable engineers to do more debug in less time ? first with independent, design knowledge-based tools, and then next as an integrated system with critical behavioral analysis, assertion and system testbench debug, and power-aware debug automation,” said Mark Milligan, vice president of corporate marketing for SpringSoft.  “Our third generation platform is compelling because teams can now tailor the debug environment around how they work and take advantage of increased debug performance and scalability to handle even larger, more complex designs.”

SpringSoft’s flagship Verdi software has been the choice for debug by tens of thousands of engineers worldwide. It cuts debug time in half by accelerating the comprehension of complex IP components, design modules and entire SoC design behavior. The highly automated system is built on a unified ‘design knowledge’ architecture with specialized databases, analysis engines and visualization tools that help analyze cause-and-effect relationships and reveal the functional interaction between the design, power intent, assertions and system testbench.

Third Generation Debug Platform

With the new Verdi3 software, SpringSoft upgraded the underlying structure of its de facto industry standard fast signal database (FSDB) to both improve the raw speed of data retrieval and provide more efficient access mechanisms across the debug platform. Advancements include multi-threaded FSDB reader, new FSDB 5.0 format with compact file size, and parallel dumping of logic simulation results. In addition, a new robust SystemVerilog (Verilog-2009)-compliant language parser optimizes performance during SystemVerilog design and testbench debug operations with better error handling and multi-threaded incremental save capabilities that reduce compile time and memory utilization by as much as 30% and 75%, respectively.

SpringSoft has also rewritten the ‘look and feel’ of the Verdi3 environment with an entirely new Qt-based graphical user interface (GUI) that puts engineers in the driver seat. They can choose to deploy the Verdi3 software directly out of the box, simply re-configure the layout of their Verdi3 desktop, or even build a custom cockpit for their SoC debug flows.Customizable toolbar, menu and hot key options provide a more natural fit with daily debug tasks. Additionally, new windows provide simultaneous access to multiple source files during debug operations, while ‘spotlight search’ enables faster, more efficient navigation of Verdi3 commands and features. Engineers can personalize the Verdilayout and debug modes for the way they want to work, while saving their preferences for the next or all future sessions.

For Verdiusers, customization includes the ability to change or create the functions and capabilities available to them as they go through the debug process. The new platform simplifies GUI-enabled integration of proprietary commands, third-party tools, and custom applications created by users of SpringSoft’s VIA Exchange. Engineers can traverse the Verdidesign knowledge database, display relevant information, and execute VIA scripts directly from the GUI with seamless interoperability. Launched in October 2011, the VIA Exchange provides open interfaces to the Verdi database and software infrastructure, which makes it easy for internal CAD teams and external parties to develop reusable Verdi3programs and utilities for their specific tool and design flow requirements.

Availability & Pricing

SpringSoft’s new Verdi3 Debug Platform is available now to all current Verdi customers in general beta release with the production version expected to ship early April 2012. TheVerdisoftware is list priced at US$13,500 per year for three-year subscription license. Verdi users with current maintenance contracts can upgrade to the Verdiplatform immediately. For more information, visit: http://www.springsoft.com/verdi3.

About SpringSoft

SpringSoft, Inc. (TAIEX: 2473) is a global supplier of specialized automation technologies that accelerate engineers during the design and verification of complex digital, analog and mixed-signal SoCs. Its award-winning product portfolio features the Verdi debug automation and Laker custom IC design solutions used by more than 400 of today’s leading semiconductor companies, foundries, and electronic systems OEMs. Headquartered in Hsinchu, Taiwan, SpringSoft is the largest company in Asia specializing in IC design software and a recognized industry leader in customer service with more than 400 employees located in multiple R&D sites and local support offices around the world. For more information, visit www.springsoft.com.

Leave a Reply

featured blogs
Feb 22, 2024
The new Cadence training website is online! This newly redesigned website provides an overview of our well-respected training methods and courses, plus offerings that might be new to you. Modern design and top-of-the-page navigation make it easy to find just what you need'”q...
Feb 15, 2024
This artist can paint not just with both hands, but also with both feet, and all at the same time!...

featured video

Shape The Future Now with Synopsys ARC-V Processor IP

Sponsored by Synopsys

Synopsys ARC-V™ Processor IP delivers the optimal power-performance-efficiency and extensibility of ARC processors with broad software and tools support from Synopsys and the expanding RISC-V ecosystem. Built on the success of multiple generations of ARC processor IP covering a broad range of processor implementations, including functional safety (FS) versions, the ARC-V portfolio delivers what you need to optimize and differentiate your SoC.

Learn more about Synopsys ARC-V RISC-V Processor IP

featured paper

Reduce 3D IC design complexity with early package assembly verification

Sponsored by Siemens Digital Industries Software

Uncover the unique challenges, along with the latest Calibre verification solutions, for 3D IC design in this new technical paper. As 2.5D and 3D ICs redefine the possibilities of semiconductor design, discover how Siemens is leading the way in verifying complex multi-dimensional systems, while shifting verification left to do so earlier in the design process.

Click here to read more

featured chalk talk

Enabling IoT with DECT NR+, the Non-Cellular 5G Standard
In the ever-expanding IoT market, there is a growing need for private, low cost networks. In this episode of Chalk Talk, Amelia Dalton and Heidi Sollie from Nordic Semiconductor explore the details of DECT NR+, the world’s first non-cellular 5G technology standard. They investigate how this self-healing, decentralized, autonomous mesh network can help solve a variety of IoT connectivity issues and how Nordic is helping designers take advantage of DECT NR+ with their nRF91 System-in-Package family.
Aug 17, 2023
23,936 views