industry news
Subscribe Now

Real Intent Improves Lint Coverage and Usability

SAN JOSE, California – February 15, 2012 – Real Intent Inc., the leading provider of software products that accelerate Early Functional Verification and Advanced Sign-Off of electronic designs, announced it is now shipping version 1.5 of its Ascent™ Lint software.

“Ascent Lint is the fastest and lowest noise linter in our  industry,” remarked Pranav Ashar, CTO at Real Intent. “The new version makes it also the most comprehensive and the easiest-to-use.”

What’s New: Coverage & Usability

Ascent Lint adds over 40 new rules for Verilog, VHDL and SystemVerilog designs, covering both RTL and gate-level netlists. These checks help catch bugs and improve design quality early in the design cycle.

Ascent Lint improves usability with enhancements to the lint debugger GUI and lint policy configuration utility, a more robust waiving capability, and better lint documentation. These features offer greater ease-of-use and faster turnaround for designers.

Pricing and Availability

Ascent Lint 1.5 is available now. For pricing information, please email info@realintent.com.

Real Intent at DVCon

At the Design Verification Conference (DVCon), Real Intent will demonstrate the latest version of its EDA software products, including new versions of Meridian™ and Ascent.

Tuesday, Feb. 28, 3:30-6:30pm

Wednesday, Feb. 29, 4:30-7:00pm

Booth # 902

DoubleTree Hotel, San Jose, California

To make an appointment with Real Intent, please email sales@realintent.com.

For more information about DVCon, please visit www.dvcon.org

Real Intent’s Verification Products:

  • Meridian CDC – Sign-off quality Clock Domain Crossing (CDC) verification;
  • Ascent Lint – high performance, low noise design linting;
  • Ascent IIV (Implied Intent Verification) – early functional verification for implied design intent;
  • Ascent XV (X Verification) – analysis and verification for X–related design bugs;
  • Meridian Constraints – high performance constraint validation, template generation, coverage analysis, equivalence checking and timing exception verification 

About Real Intent 

Real Intent is the leading provider of EDA software to accelerate Early Functional Verification and Advanced Sign-Off of electronic designs. The company provides comprehensive CDC, Advanced RTL Analysis and Sign-Off solutions to eliminate complex failure modes of SoCs. Real Intent’s products lead the market in performance, capacity, accuracy and comprehensiveness. Please visitwww.realintent.com for more information and follow @RealIntent on Twitter.

Leave a Reply

featured blogs
Apr 24, 2026
A thought experiment in curiosity, confusion, and cosmic consequences....

featured paper

Quickly and accurately identify inter-domain leakage issues in IC designs

Sponsored by Siemens Digital Industries Software

Power domain leakage is a major IC reliability issue, often missed by traditional tools. This white paper describes challenges of identifying leakage, types of false results, and presents Siemens EDA’s Insight Analyzer. The tool proactively finds true leakage paths, filters out false positives, and helps circuit designers quickly fix risks—enabling more robust, reliable chip designs. With detailed, context-aware analysis, designers save time and improve silicon quality.

Click to read more

featured chalk talk

Analog Output, Isolated Current, & Voltage Sensing Using Isolation Amplifiers
Sponsored by Mouser Electronics and Vishay
In this episode of Chalk Talk, Simon Goodwin from Vishay and Amelia Dalton chat about analog output, and isolated current and voltage sensing using isolation amplifiers. Simon and Amelia also explore the fundamental principles of current and voltage sensing and the variety of voltage and current sensing solutions offered by Vishay that can get your next design up and running in no time.
Apr 27, 2026
1,549 views