industry news
Subscribe Now

Micron and Samsung Launch Consortium to Break Down the Memory Wall

BOISE, Idaho and SEOUL, Korea, Oct. 6, 2011 (GLOBE NEWSWIRE) — Samsung Electronics Co., Ltd. and Micron Technology, Inc. (Nasdaq:MU), — world leaders in memory technology — today announced the creation of a consortium for OEMs, enablers and integrators that will collaborate in developing and implementing an open interface specification for an innovative new memory technology called the Hybrid Memory Cube (HMC).

Micron and Samsung are the founding members of the Hybrid Memory Cube Consortium (HMCC), and will work closely with fellow developers Altera Corporation, Open Silicon, Inc., and Xilinx, Inc. to collectively accelerate industry efforts in bringing to market a broad set of technologies. The consortium will initially define a specification to enable applications ranging from large-scale networking to industrial products and high-performance computing.

One of the primary challenges facing the industry — and a key motivation for forming the HMCC — is that the memory bandwidth required by high-performance computers and next-generation networking equipment has increased beyond what conventional memory architectures can provide. The term “memory wall” has been used to describe the problem. Breaking through the memory wall requires a new architecture that can provide increased density and bandwidth at significantly reduced power consumption.

HMC capabilities are a leap beyond current and near-term memory architectures in the areas of performance, packaging and design efficiencies. By defining an industry interface specification for developers, manufacturers and architects, the consortium is committed to making HMC a successful new high-performance memory technology.

“This collaborative industry effort will serve as an accelerator for highly promising technology that will benefit the entire industry,” said Jim Elliott, Vice President, Memory Marketing and Product Planning, Samsung Semiconductor, Inc. “The consortium will help to bring about a game-changing system solution for system designers and manufacturers that is expected to outperform memory options offered today.”

HMC could lead to unprecedented levels of memory performance and facilitate new applications in networking, medical, energy, wireless communications, transportation, security and other markets. For example, the development of systems and technologies will enable a more efficient, reliable and secure smart grid infrastructure with integrated renewable energy resources.

“HMC is unlike anything currently on the radar,” said Robert Feurle, Micron’s Vice President for DRAM Marketing. “HMC brings a new level of capability to memory that provides exponential performance and efficiency gains that will redefine the future of memory. Guidance by the industry consortium will help drive the fastest possible adoption of the technology, resulting in what we believe will be radical improvements to computing systems.”

The HMCC’s memory specifications will be co-developed among the consortium members. The consortium is open to an unlimited number of adopters, with the opportunity to receive early access to draft specifications and participate in specification discussions and development. Additional information, technical specifications, tools and support for adopting the technology can be found at www.hybridmemorycube.org.

About the HMCC

Founded by leading members of the world’s semiconductor community, the Hybrid Memory Cube Consortium (HMCC) is dedicated to the development of an industry interface specification for the Hybrid Memory Cube technology. Members of the consortium presently include Micron Technology, Samsung Electronics, Altera Corporation, Open Silicon, Inc., and Xilinx, Inc., with additional companies in discussion to join. To learn more about the HMCC, visit www.hybridmemorycube.org.

Leave a Reply

featured blogs
May 2, 2024
I'm envisioning what one of these pieces would look like on the wall of my office. It would look awesome!...
Apr 30, 2024
Analog IC design engineers need breakthrough technologies & chip design tools to solve modern challenges; learn more from our analog design panel at SNUG 2024.The post Why Analog Design Challenges Need Breakthrough Technologies appeared first on Chip Design....

featured video

MaxLinear Integrates Analog & Digital Design in One Chip with Cadence 3D Solvers

Sponsored by Cadence Design Systems

MaxLinear has the unique capability of integrating analog and digital design on the same chip. Because of this, the team developed some interesting technology in the communication space. In the optical infrastructure domain, they created the first fully integrated 5nm CMOS PAM4 DSP. All their products solve critical communication and high-frequency analysis challenges.

Learn more about how MaxLinear is using Cadence’s Clarity 3D Solver and EMX Planar 3D Solver in their design process.

featured paper

Altera® FPGAs and SoCs with FPGA AI Suite and OpenVINO™ Toolkit Drive Embedded/Edge AI/Machine Learning Applications

Sponsored by Intel

Describes the emerging use cases of FPGA-based AI inference in edge and custom AI applications, and software and hardware solutions for edge FPGA AI.

Click here to read more

featured chalk talk

Autonomous Robotics Connectivity Solutions
Sponsored by Mouser Electronics and Samtec
Connectivity solutions for autonomous robotic applications need to include a variety of orientations, stack heights, and contact systems. In this episode of Chalk Talk, Amelia Dalton and Matthew Burns from Samtec explore trends in autonomous robotic connectivity solutions and the benefits that Samtec interconnect solutions bring to these applications.
Jan 22, 2024
14,498 views