industry news
Subscribe Now

CEVA Leads Israeli Smart Grid Consortium for the Advancement of Smart Grid Technologies

MOUNTAIN VIEW, Calif. – August 15, 2011 – CEVA, Inc. [(NASDAQ: CEVA); (LSE: CVA)], the leading licensor of silicon intellectual property (SIP) platform solutions and DSP cores, today announced that the Israeli Smart Grid (ISG) Consortium which it helped spearhead has received the backing of the Israeli Chief Scientist under its MAGNET R&D Program. The group consists of seven industrial partners and five academic institutions. It will use the funding for a three to five year development program focused on new technologies and algorithms for the emerging smart grid market, including communication technologies, demand response and consumption forecasting.

CEVA will offer its communications expertise to meet the needs of smart grid applications such as smart meter modems and smart home appliances. CEVA’s  background in DSP-based wireless and wired technologies  including PLC, Wi-Fi, Zigbee, LTE and WiMAX, will be the cornerstone for the development of advanced technologies aimed at delivering highly energy efficient, mass market smart grid technologies.  CEVA already has several licensees using its DSP technologies for smart grid, PLC and other intelligent energy use products.

“The use of smart grid technology is essential worldwide as we look for more efficient energy solutions. Communications and intelligent processing of information are critical requirements and CEVA’s expertise through our programmable DSP solutions plays a key role in the development of these products. The market opportunity is extremely large and, as it develops, it is also important to have a flexible architecture to be able to support evolving standards and future market requirements,” said Eran Briman, vice president of marketing at CEVA. “We are pleased to have founded the ISG Consortium together with leading members of the Israeli technology industry and academia, and are thankful for the backing of the government’s Chief Scientist through its MAGNET R&D program.” 

The ISG Consortium currently consists of seven industrial partners that, along with CEVA, also include Motorola Solutions Israel, ECI Telecom, Yitran Communications, Ruggedcom, Control Applications and Powercom; and five Israeli academic institutions, including Tel-Aviv University, Ben-Gurion University and Bar-Ilan University. The Israeli Electric Company (IEC) is also supporting the Consortium’s activities.

The MAGNET Program, in the Office of the Chief Scientist of the Ministry of Industry, Trade and Labor, sponsors innovative industry-oriented technologies to strengthen Israel’s technological expertise and enhance competitiveness. It supports both industrial companies and academic research groups to facilitate its vision of synergetic collaboration to develop new and innovative products.

About CEVA, Inc.

CEVA is the world’s leading licensor of silicon intellectual property (SIP) DSP cores and platform solutions for the mobile handset, portable and consumer electronics markets. CEVA’s IP portfolio includes comprehensive technologies for cellular baseband (2G / 3G / 4G), multimedia, HD video and audio, voice over packet (VoP), Bluetooth, Serial Attached SCSI (SAS) and Serial ATA (SATA). In 2010, CEVA’s IP was shipped in over 600 million devices, powering handsets from 7 out of the top 8 handset OEMs, including Nokia, Samsung, LG, Motorola, Sony Ericsson and ZTE. Today, more than one in every three handsets shipped worldwide is powered by a CEVA DSP core. For more information, visit Follow CEVA on twitter

Leave a Reply

featured blogs
Oct 23, 2020
Processing a component onto a PCB used to be fairly straightforward. Through-hole products, or a single or double row surface mount with a larger centerline rarely offer unique challenges obtaining a proper solder joint. However, as electronics continue to get smaller and con...
Oct 23, 2020
[From the last episode: We noted that some inventions, like in-memory compute, aren'€™t intuitive, being driven instead by the math.] We have one more addition to add to our in-memory compute system. Remember that, when we use a regular memory, what goes in is an address '...
Oct 23, 2020
Any suggestions for a 4x4 keypad in which the keys aren'€™t wobbly and you don'€™t have to strike a key dead center for it to make contact?...
Oct 23, 2020
At 11:10am Korean time this morning, Cadence's Elias Fallon delivered one of the keynotes at ISOCC (International System On Chip Conference). It was titled EDA and Machine Learning: The Next Leap... [[ Click on the title to access the full blog on the Cadence Community ...

featured video

Better PPA with Innovus Mixed Placer Technology – Gigaplace XL

Sponsored by Cadence Design Systems

With the increase of on-chip storage elements, it has become extremely time consuming to come up with an optimized floorplan with manual methods. Innovus Implementation’s advanced multi-objective placement technology, GigaPlace XL, provides automation to optimize at scale, concurrent placement of macros, and standard cells for multiple objectives like timing, wirelength, congestion, and power. This technology provides an innovative way to address design productivity along with design quality improvements reducing weeks of manual floorplan time down to a few hours.

Click here for more information about Innovus Implementation System

featured paper

Fundamentals of Precision ADC Noise Analysis

Sponsored by Texas Instruments

Build your knowledge of noise performance with high-resolution delta-sigma ADCs. This e-book covers types of ADC noise, how other components contribute noise to the system, and how these noise sources interact with each other.

Click here to download the whitepaper

Featured Chalk Talk

MCU32 Graphics Overview

Sponsored by Mouser Electronics and Microchip

Graphical interfaces add a whole new dimension to embedded designs. But, designing a full-blown graphics interface is a major challenge for most embedded systems designers. In this episode of Chalk Talk, Amelia Dalton and Kurt Parker from Microchip Technology explain how you can add a modern graphics user interface to your next embedded design without a big learning curve.

Click here for more information about Microchip Technology MPLAB® X Integrated Development Environment