industry news
Subscribe Now

Alliance releases Envelope Tracking design IP to Members

Cambridge, UK, 27 June 2011 – The OpenET Alliance today released key IP design blocks supporting the implementation of the OpenET Envelope Tracking Interface for free download by new and existing members.

According to Steven Baker of the OpenET Alliance, “Knowledge sharing between members is a key element of our mission to speed adoption of Envelope Tracking as a wideband, power optimisation technology. The value of these first IP blocks alone exceeds the first year’s membership fees for our members.”

The VHDL implementation of the OpenET Interface envelope path is released with a bit exact simulation and a test harness to enable customisation and verification. Separate designs have been released to generate envelope reference data from baseband I/Q data for Infrastructure and Terminal applications. The Infrastructure variant provides a digital envelope output, while the terminal variant is structured to drive a parallel DAC.

The OpenET Alliance has also released a set of W-CDMA, LTE5, LTE10 and LTE20 test waveform definitions for free download by members. These support the repeatable simulation, measurement and comparison of transmitter performance, and are specified for use in popular EDA tools. Eight waveform files are fully defined, spanning a range of modulation types and channel configurations.

About the OpenET Alliance

The OpenET Alliance is a not-for-profit industry organisation with a mission to drive the development and adoption of envelope tracking (ET) power amplification techniques in the cellular and broadcast industries. It promotes the benefits of envelope tracking techniques to relevant industry and consumer audiences, publishes OpenET interface specifications and supports the ecosystem of suppliers needed to create market leading, power efficient products. ET enables significant cost and power reduction by enabling highly efficient broadband RF power amplifiers that can be used in next generation radio transmitters for mobile terminals, cellular base stations and digital broadcast transmitters. For further details and to download membership terms visit www.open-et.org.

Leave a Reply

featured blogs
Jun 30, 2022
Learn how AI-powered cameras and neural network image processing enable everything from smartphone portraits to machine vision and automotive safety features. The post How AI Helps Cameras See More Clearly appeared first on From Silicon To Software....
Jun 30, 2022
The Team RF "μWaveRiders" blog series is a showcase for Cadence AWR RF products. Monthly topics will vary between Cadence AWR Design Environment release highlights, feature videos, Cadence... ...
Jun 28, 2022
Watching this video caused me to wander off into the weeds looking at a weird and wonderful collection of wheeled implementations....

featured video

Multi-Vendor Extra Long Reach 112G SerDes Interoperability Between Synopsys and AMD

Sponsored by Synopsys

This OFC 2022 demo features Synopsys 112G Ethernet IP interoperating with AMD's 112G FPGA and 2.5m DAC, showcasing best TX and RX performance with auto negotiation and link training.

Learn More

featured paper

3 key considerations for your next-generation HMI design

Sponsored by Texas Instruments

Human-Machine Interface (HMI) designs are evolving. Learn about three key design considerations for next-generation HMI and find out how low-cost edge AI, power-efficient processing and advanced display capabilities are paving the way for new human-machine interfaces that are smart, easily deployable, and interactive.

Click to read more

featured chalk talk

Machine-Learning Optimized Chip Design -- Cadence Design Systems

Sponsored by Cadence Design Systems

New applications and technology are driving demand for even more compute and functionality in the devices we use every day. System on chip (SoC) designs are quickly migrating to new process nodes, and rapidly growing in size and complexity. In this episode of Chalk Talk, Amelia Dalton chats with Rod Metcalfe about how machine learning combined with distributed computing offers new capabilities to automate and scale RTL to GDS chip implementation flows, enabling design teams to support more, and increasingly complex, SoC projects.

Click here for more information about Cerebrus Intelligent Chip Explorer