industry news
Subscribe Now

Docea Enhances What-if Power Analysis and Optimization for Architectures, Use Case

  • Aceplorer Improves System-Level Performance and Power Trade Off Analysis Using Interoperability with Virtual Platforms
  • New Demo Showcases Automatic Scanning of Power Reduction Techniques Efficiencies and Architecture Exploration

San Diego, CA, June 2, 2011 – At the 48th Design Automation Conference (DAC), DoceaPower, the design-for-low-power company that delivers software for power consumption andthermal analysis at the architectural level, will show and introduce an enhanced version of its flagship software product, Aceplorer 2.3, with a synthetic view for capturing the powerarchitecture of complex designs. This enables what-if analysis and optimization for hardwarearchitecture and the target applications’ use cases. Aceplorer models and optimizes electronicdesign power consumption, early in the design cycle, at the architectural level.

Aceplorer 2.3’s new features are built on top of a parameterized power models library. Theyallow users to set up a complex system design with any number of Intellectual Property (IP)cores and blocks, voltage clusters or clock domain distributions at a fraction of the time neededwith any other methodology. The benefit is making more time available for in-depth explorationof the design space. 

DAC Demonstrations

At DAC, Docea is demonstrating automatic scanning of power reduction techniques efficiencieson a design (dynamic voltage and frequency scaling (DVFS), clock gating, power gating andany combination thereof) and enabling architects to make better quality design decisions early inthe process.

Docea Power’s Aceplorer interoperability with Synopsys Electronic System Level (ESL) products is being demonstrated at Synopsys’ Standards Booth. This interoperability facilitates the import ofpower-related information for building complex and accurate dynamic scenarios, using performance analysis conducted on virtual platforms. 

When/Where

Product Demonstrations:Monday-Wednesday, June 6-8, 2011, 9 am to 6 pm

Docea Booth #1912

Interoperability with Synopsys ESL products

Tuesday, June 7, 2011, 9 am to 12 pm, Synopsys Standards Booth #3328

San Diego Convention Center, San Diego, CA 

Information and Registration

To request a private demo, please register here.To schedule a meeting with Docea Power, please email Ridha.hamza@doceapower.com or call+33 (0)4 27 85 82 97

For more information about Docea, please visit www.doceapower.com.To register for DAC, please visit www.dac.com.

About Docea Power

Docea Power develops and commercializes a new generation of methodology and tools forenabling faster and more reliable power and thermal modelling at the electronic systems level. ItsAceplorer offers a consistent approach for executing architectural exploration and optimizingpower and thermal behaviour of electronic systems at an early stage of a project. Docea’scustomers include manufacturers of electronic systems, chips and boards targeting wireless,multimedia, consumer, networking and automotive applications. For more information:www.doceapower.com.

Leave a Reply

featured blogs
Jun 13, 2021
https://youtu.be/T9V_61_3ZVA Made in San Francisco Botanical Garden (camera Carey Guo) Monday: Hardware Hacking Party Tricks Tuesday: TSMC's 3DFabric Wednesday: Allegro X, the Design Platform for... [[ Click on the title to access the full blog on the Cadence Community ...
Jun 10, 2021
Data & analytics have a massive impact on the chip design process; we explore how fast/precise chip data analytics solutions improve IC design quality & yield. The post The Importance of Chip Manufacturing & Test Data Analytics in the Semiconductor Industry ap...
Jun 8, 2021
Samtec has hundreds of videos that span across everything from products, to demos, to presentations, branding, and more. We rebuilt our video search to be more lightweight, and also added a huge new feature. Previous to this update, all of the videos opened in a modal pop-up ...
Jun 7, 2021
By Calibre Staff Electrostatic discharge (ESD) is a big worry for integrated circuit (IC) designers,… The post ESD protection verification in 2.5/3D ICs is HARD (or is it?) Our on-demand webinar has the answer appeared first on Design with Calibre....

featured video

Kyocera Super Resolution Printer with ARC EV Vision IP

Sponsored by Synopsys

See the amazing image processing features that Kyocera’s TASKalfa 3554ci brings to their customers.

Click here for more information about DesignWare ARC EV Processors for Embedded Vision

featured paper

Choose a high CMTI gate driver that cuts your SiC switch dead-time

Sponsored by Maxim Integrated

As GaN and SiC FETs begin to replace MOSFET and IGBT technologies in power switching applications, this paper discusses the key considerations when selecting an isolated gate driver. Maxim explains the importance of CMTI and propagation delay skew and presents an isolated gate driver IC ideal for use with these new power transistors.

Click to read more

featured chalk talk

Nordic Cellular IoT

Sponsored by Mouser Electronics and Nordic Semiconductor

Adding cellular connectivity to your IoT design is a complex undertaking, requiring a broad set of engineering skills and expertise. For most teams, this can pose a serious schedule challenge in getting products out the door. In this episode of Chalk Talk, Amelia Dalton chats with Kristian Sæther of Nordic Semiconductor about the easiest path to IoT cellular connectivity with the Nordic nRF9160 low-power system-in-package solution.

Click here for more information about Nordic Semiconductor nRF91 Cellular IoT Modules