industry news
Subscribe Now

Docea Enhances What-if Power Analysis and Optimization for Architectures, Use Case

  • Aceplorer Improves System-Level Performance and Power Trade Off Analysis Using Interoperability with Virtual Platforms
  • New Demo Showcases Automatic Scanning of Power Reduction Techniques Efficiencies and Architecture Exploration

San Diego, CA, June 2, 2011 – At the 48th Design Automation Conference (DAC), DoceaPower, the design-for-low-power company that delivers software for power consumption andthermal analysis at the architectural level, will show and introduce an enhanced version of its flagship software product, Aceplorer 2.3, with a synthetic view for capturing the powerarchitecture of complex designs. This enables what-if analysis and optimization for hardwarearchitecture and the target applications’ use cases. Aceplorer models and optimizes electronicdesign power consumption, early in the design cycle, at the architectural level.

Aceplorer 2.3’s new features are built on top of a parameterized power models library. Theyallow users to set up a complex system design with any number of Intellectual Property (IP)cores and blocks, voltage clusters or clock domain distributions at a fraction of the time neededwith any other methodology. The benefit is making more time available for in-depth explorationof the design space. 

DAC Demonstrations

At DAC, Docea is demonstrating automatic scanning of power reduction techniques efficiencieson a design (dynamic voltage and frequency scaling (DVFS), clock gating, power gating andany combination thereof) and enabling architects to make better quality design decisions early inthe process.

Docea Power’s Aceplorer interoperability with Synopsys Electronic System Level (ESL) products is being demonstrated at Synopsys’ Standards Booth. This interoperability facilitates the import ofpower-related information for building complex and accurate dynamic scenarios, using performance analysis conducted on virtual platforms. 

When/Where

Product Demonstrations:Monday-Wednesday, June 6-8, 2011, 9 am to 6 pm

Docea Booth #1912

Interoperability with Synopsys ESL products

Tuesday, June 7, 2011, 9 am to 12 pm, Synopsys Standards Booth #3328

San Diego Convention Center, San Diego, CA 

Information and Registration

To request a private demo, please register here.To schedule a meeting with Docea Power, please email Ridha.hamza@doceapower.com or call+33 (0)4 27 85 82 97

For more information about Docea, please visit www.doceapower.com.To register for DAC, please visit www.dac.com.

About Docea Power

Docea Power develops and commercializes a new generation of methodology and tools forenabling faster and more reliable power and thermal modelling at the electronic systems level. ItsAceplorer offers a consistent approach for executing architectural exploration and optimizingpower and thermal behaviour of electronic systems at an early stage of a project. Docea’scustomers include manufacturers of electronic systems, chips and boards targeting wireless,multimedia, consumer, networking and automotive applications. For more information:www.doceapower.com.

Leave a Reply

featured blogs
Feb 2, 2023
The Sigrity Aurora online course provides the essential training required to start working with Sigrity Aurora. The course covers the design flow from simulating a pre-routed parallel bus to constraining the PCB routing based on the simulation results. Constraints are created...
Feb 1, 2023
See how Lightelligence used our Platform Architect SoC design tool to develop a multi-die system-in-package including digital, analog, and optical components. The post Customer Spotlight: Lightelligence Optimizes Optical SoC Design with Synopsys Platform Architect appeared f...
Jan 30, 2023
By Hossam Sarhan Work smarter, not harder. Isn't that what everyone is always telling you? Of course, it's excellent advice,… ...
Jan 19, 2023
Are you having problems adjusting your watch strap or swapping out your watch battery? If so, I am the bearer of glad tidings....

featured video

Synopsys 224G & 112G Ethernet PHY IP OIF Interop at ECOC 2022

Sponsored by Synopsys

This Featured Video shows four demonstrations of the Synopsys 224G and 112G Ethernet PHY IP long and medium reach performance, interoperating with third-party channels and SerDes.

Learn More

featured chalk talk

NXP GoldVIP: Integration Platform for Intelligent Connected Vehicles

Sponsored by Mouser Electronics and NXP Semiconductors

Today’s intelligent connected vehicle designs are smarter and safer than ever before and this has a lot to do with a rapidly increasing technological convergence of sensors, machine learning, over the air updates, in-vehicle high bandwidth networking and more. In this episode of Chalk Talk, Amelia Dalton chats with Brian Carlson from NXP about NXP’s new GoldVIP Platform. They examine the benefits that this kind of software integration platform can bring to automotive designs and how you can take a test drive of the GoldVIP for yourself.

Click here for more information about NXP Semiconductors GoldBox for Vehicle Networking (S32G-VNP-GLDBOX)