industry news
Subscribe Now

Docea Enhances What-if Power Analysis and Optimization for Architectures, Use Case

  • Aceplorer Improves System-Level Performance and Power Trade Off Analysis Using Interoperability with Virtual Platforms
  • New Demo Showcases Automatic Scanning of Power Reduction Techniques Efficiencies and Architecture Exploration

San Diego, CA, June 2, 2011 – At the 48th Design Automation Conference (DAC), DoceaPower, the design-for-low-power company that delivers software for power consumption andthermal analysis at the architectural level, will show and introduce an enhanced version of its flagship software product, Aceplorer 2.3, with a synthetic view for capturing the powerarchitecture of complex designs. This enables what-if analysis and optimization for hardwarearchitecture and the target applications’ use cases. Aceplorer models and optimizes electronicdesign power consumption, early in the design cycle, at the architectural level.

Aceplorer 2.3’s new features are built on top of a parameterized power models library. Theyallow users to set up a complex system design with any number of Intellectual Property (IP)cores and blocks, voltage clusters or clock domain distributions at a fraction of the time neededwith any other methodology. The benefit is making more time available for in-depth explorationof the design space. 

DAC Demonstrations

At DAC, Docea is demonstrating automatic scanning of power reduction techniques efficiencieson a design (dynamic voltage and frequency scaling (DVFS), clock gating, power gating andany combination thereof) and enabling architects to make better quality design decisions early inthe process.

Docea Power’s Aceplorer interoperability with Synopsys Electronic System Level (ESL) products is being demonstrated at Synopsys’ Standards Booth. This interoperability facilitates the import ofpower-related information for building complex and accurate dynamic scenarios, using performance analysis conducted on virtual platforms. 

When/Where

Product Demonstrations:Monday-Wednesday, June 6-8, 2011, 9 am to 6 pm

Docea Booth #1912

Interoperability with Synopsys ESL products

Tuesday, June 7, 2011, 9 am to 12 pm, Synopsys Standards Booth #3328

San Diego Convention Center, San Diego, CA 

Information and Registration

To request a private demo, please register here.To schedule a meeting with Docea Power, please email Ridha.hamza@doceapower.com or call+33 (0)4 27 85 82 97

For more information about Docea, please visit www.doceapower.com.To register for DAC, please visit www.dac.com.

About Docea Power

Docea Power develops and commercializes a new generation of methodology and tools forenabling faster and more reliable power and thermal modelling at the electronic systems level. ItsAceplorer offers a consistent approach for executing architectural exploration and optimizingpower and thermal behaviour of electronic systems at an early stage of a project. Docea’scustomers include manufacturers of electronic systems, chips and boards targeting wireless,multimedia, consumer, networking and automotive applications. For more information:www.doceapower.com.

Leave a Reply

featured blogs
Sep 19, 2024
I just saw an awesome presidential debate remix video by David Scott (a.k.a. the Kiffness). I'd never heard of David before. I'll never forget him now....

featured paper

A game-changer for IP designers: design-stage verification

Sponsored by Siemens Digital Industries Software

In this new technical paper, you’ll gain valuable insights into how, by moving physical verification earlier in the IP design flow, you can locate and correct design errors sooner, reducing costs and getting complex designs to market faster. Dive into the challenges of hard, soft and custom IP creation, and learn how to run targeted, real-time or on-demand physical verification with precision, earlier in the layout process.

Read more

featured chalk talk

SiC-Based High-Density Industrial Charger Solutions
Sponsored by Mouser Electronics and onsemi
In this episode of Chalk Talk, Amelia Dalton and Prasad Paruchuri from onsemi explore the benefits of silicon carbide based high density industrial charging solutions. They investigate the topologies of Totem Pole PFC and Half Bridge LLC circuits, the challenges that bidirectional CLLC resonant DC-DC converters are solving today, and how you can take advantage of onsemi’s silicon carbide charging solutions for your next design.
May 21, 2024
23,620 views