industry news
Subscribe Now

Dorado Tweaker ECO Platform in use at TSMC for Integrated Signoff Flow

HsinChu, Taiwan – June 3, 2011 – Dorado, Inc., a semiconductor design software provider, announced that TSMC is using TweakerTM ECO (Engineering Change Order) Platform for incremental optimization in TSMC’s Integrated Signoff Flow (ISF). This new addition in ISF brings TSMC’s customers an incremental design closure flow using Tweaker for post-place & route timing fix, leakage power recovery, as well as clock skew fine-tuning.

“Designers can benefit from a more powerful ECO closure flow while dealing with increasing design complexity going into advanced technologies,” said Suk Lee, director of Design Infrastructure Marketing at TSMC. “The inclusion of Tweaker in ISF is a milestone of TSMC’s partnership with Dorado helping customers leverage EDA innovations.”

Tweaker is fundamentally architected for ECO incremental jobs. It relies on the signoff quality input data to perform “local optimization” which focuses only on the critical parts of the design. The approach minimizes the turnaround time, correlation issues, and the impact to the performance, while maximizing the tool capacity. 

“We are glad that TSMC and its customers can now use Tweaker through ISF,” said Jun-Jyeh Hsiao, co-founder and Executive VP of Dorado. “With the Tweaker ECO Platform added to TSMC’s ISF, we ensure that our mutual customers complete their incremental jobs with reliable, correlated results.”

About Dorado:

Dorado was started in 2003 with the vision of being an “ECO Company.”  Having ECO (Engineering Change Order) as its corporate commitment to the semiconductor design industry, Dorado expanded the scope of ECO to be “All the incremental jobs in the ECO phase of design flow,” and developed the Tweaker ECO Platform covering all possible incremental jobs, including Functional ECO, Timing ECO, Power ECO, and Clock ECO. Dorado is headquartered in HsinChu, Taiwan, with sales and local support in San Jose, Calif., Japan, China, and Korea. Visit Dorado online at http://www.dorado-da.com.

Leave a Reply

featured blogs
Apr 18, 2024
Are you ready for a revolution in robotic technology (as opposed to a robotic revolution, of course)?...
Apr 18, 2024
Analog Behavioral Modeling involves creating models that mimic a desired external circuit behavior at a block level rather than simply reproducing individual transistor characteristics. One of the significant benefits of using models is that they reduce the simulation time. V...
Apr 16, 2024
Learn what IR Drop is, explore the chip design tools and techniques involved in power network analysis, and see how it accelerates the IC design flow.The post Leveraging Early Power Network Analysis to Accelerate Chip Design appeared first on Chip Design....

featured video

How MediaTek Optimizes SI Design with Cadence Optimality Explorer and Clarity 3D Solver

Sponsored by Cadence Design Systems

In the era of 5G/6G communication, signal integrity (SI) design considerations are important in high-speed interface design. MediaTek’s design process usually relies on human intuition, but with Cadence’s Optimality Intelligent System Explorer and Clarity 3D Solver, they’ve increased design productivity by 75X. The Optimality Explorer’s AI technology not only improves productivity, but also provides helpful insights and answers.

Learn how MediaTek uses Cadence tools in SI design

featured chalk talk

Extend Coin Cell Battery Life with Nexperia’s Battery Life Booster
Sponsored by Mouser Electronics and Nexperia
In this episode of Chalk Talk, Amelia Dalton and Tom Wolf from Nexperia examine how Nexperia’s Battery Life Booster ICs can not only extend coin cell battery life, but also increase the available power of these batteries and reduce battery overall waste. They also investigate the role that adaptive power optimization plays in these ICs and how you can get started using a Nexperia Battery Life Booster IC in your next design.  
Mar 22, 2024
3,842 views