industry news
Subscribe Now

Dorado Tweaker ECO Platform in use at TSMC for Integrated Signoff Flow

HsinChu, Taiwan – June 3, 2011 – Dorado, Inc., a semiconductor design software provider, announced that TSMC is using TweakerTM ECO (Engineering Change Order) Platform for incremental optimization in TSMC’s Integrated Signoff Flow (ISF). This new addition in ISF brings TSMC’s customers an incremental design closure flow using Tweaker for post-place & route timing fix, leakage power recovery, as well as clock skew fine-tuning.

“Designers can benefit from a more powerful ECO closure flow while dealing with increasing design complexity going into advanced technologies,” said Suk Lee, director of Design Infrastructure Marketing at TSMC. “The inclusion of Tweaker in ISF is a milestone of TSMC’s partnership with Dorado helping customers leverage EDA innovations.”

Tweaker is fundamentally architected for ECO incremental jobs. It relies on the signoff quality input data to perform “local optimization” which focuses only on the critical parts of the design. The approach minimizes the turnaround time, correlation issues, and the impact to the performance, while maximizing the tool capacity. 

“We are glad that TSMC and its customers can now use Tweaker through ISF,” said Jun-Jyeh Hsiao, co-founder and Executive VP of Dorado. “With the Tweaker ECO Platform added to TSMC’s ISF, we ensure that our mutual customers complete their incremental jobs with reliable, correlated results.”

About Dorado:

Dorado was started in 2003 with the vision of being an “ECO Company.”  Having ECO (Engineering Change Order) as its corporate commitment to the semiconductor design industry, Dorado expanded the scope of ECO to be “All the incremental jobs in the ECO phase of design flow,” and developed the Tweaker ECO Platform covering all possible incremental jobs, including Functional ECO, Timing ECO, Power ECO, and Clock ECO. Dorado is headquartered in HsinChu, Taiwan, with sales and local support in San Jose, Calif., Japan, China, and Korea. Visit Dorado online at

Leave a Reply

featured blogs
Oct 28, 2020
You rarely get to hear people of this caliber talk in this '€œfireside chat'€ manner, so I would advise younger engineers to take the time to listen to these industry luminaries....
Oct 28, 2020
Often organizations do not grant administrative privileges to users on their systems. Performing administrative tasks by standard users can be of greater risk than benefit as this could lead to... [[ Click on the title to access the full blog on the Cadence Community site. ]...
Oct 27, 2020
Back in January 2020, we rolled out a new experience for component data for our discrete wire products. This update has been very well received. In that blog post, we promised some version 2 updates that would better organize the new data. With this post, we’re happy to...
Oct 23, 2020
[From the last episode: We noted that some inventions, like in-memory compute, aren'€™t intuitive, being driven instead by the math.] We have one more addition to add to our in-memory compute system. Remember that, when we use a regular memory, what goes in is an address '...

featured video

Demo: Inuitive NU4000 SoC with ARC EV Processor Running SLAM and CNN

Sponsored by Synopsys

See Inuitive’s NU4000 3D imaging and vision processor in action. The SoC supports high-quality 3D depth processor engine, SLAM accelerators, computer vision, and deep learning by integrating Synopsys ARC EV processor. In this demo, the NU4000 demonstrates simultaneous 3D sensing, SLAM and CNN functionality by mapping out its environment and localizing the sensor while identifying the objects within it. For more information, visit

Click here for more information about DesignWare ARC EV Processors for Embedded Vision

featured paper

Overcoming PPA and Productivity Challenges of New Age ICs with Mixed Placement Innovation

Sponsored by Cadence Design Systems

With the increase in the number of on-chip storage elements, it has become extremely time consuming to come up with an optimized floorplan using manual methods, directly impacting tapeout schedules and power, performance, and area (PPA). In this white paper, learn how a breakthrough technology addresses design productivity along with design quality improvements for macro-dominated designs. Download white paper.

Click here to download the whitepaper

Featured Chalk Talk

Cloud Computing for Electronic Design (Are We There Yet?)

Sponsored by Cadence Design Systems

When your project is at crunch time, a shortage of server capacity can bring your schedule to a crawl. But, the rest of the year, having a bunch of extra servers sitting around idle can be extremely expensive. Cloud-based EDA lets you have exactly the compute resources you need, when you need them. In this episode of Chalk Talk, Amelia Dalton chats with Craig Johnson of Cadence Design Systems about Cadence’s cloud-based EDA solutions.

More information about the Cadence Cloud Portfolio