industry news
Subscribe Now

Dorado Tweaker ECO Platform in use at TSMC for Integrated Signoff Flow

HsinChu, Taiwan – June 3, 2011 – Dorado, Inc., a semiconductor design software provider, announced that TSMC is using TweakerTM ECO (Engineering Change Order) Platform for incremental optimization in TSMC’s Integrated Signoff Flow (ISF). This new addition in ISF brings TSMC’s customers an incremental design closure flow using Tweaker for post-place & route timing fix, leakage power recovery, as well as clock skew fine-tuning.

“Designers can benefit from a more powerful ECO closure flow while dealing with increasing design complexity going into advanced technologies,” said Suk Lee, director of Design Infrastructure Marketing at TSMC. “The inclusion of Tweaker in ISF is a milestone of TSMC’s partnership with Dorado helping customers leverage EDA innovations.”

Tweaker is fundamentally architected for ECO incremental jobs. It relies on the signoff quality input data to perform “local optimization” which focuses only on the critical parts of the design. The approach minimizes the turnaround time, correlation issues, and the impact to the performance, while maximizing the tool capacity. 

“We are glad that TSMC and its customers can now use Tweaker through ISF,” said Jun-Jyeh Hsiao, co-founder and Executive VP of Dorado. “With the Tweaker ECO Platform added to TSMC’s ISF, we ensure that our mutual customers complete their incremental jobs with reliable, correlated results.”

About Dorado:

Dorado was started in 2003 with the vision of being an “ECO Company.”  Having ECO (Engineering Change Order) as its corporate commitment to the semiconductor design industry, Dorado expanded the scope of ECO to be “All the incremental jobs in the ECO phase of design flow,” and developed the Tweaker ECO Platform covering all possible incremental jobs, including Functional ECO, Timing ECO, Power ECO, and Clock ECO. Dorado is headquartered in HsinChu, Taiwan, with sales and local support in San Jose, Calif., Japan, China, and Korea. Visit Dorado online at

Leave a Reply

featured blogs
Nov 24, 2020
The ICADVM20.1 and IC6.1.8 ISR15 production releases are now available for download at Cadence Downloads . For information on supported platforms and other release compatibility information, see the... [[ Click on the title to access the full blog on the Cadence Community si...
Nov 23, 2020
It'€™s been a long time since I performed Karnaugh map minimizations by hand. As a result, on my first pass, I missed a couple of obvious optimizations....
Nov 23, 2020
Readers of the Samtec blog know we are always talking about next-gen speed. Current channels rates are running at 56 Gbps PAM4. However, system designers are starting to look at 112 Gbps PAM4 data rates. Intuition would say that bleeding edge data rates like 112 Gbps PAM4 onl...
Nov 20, 2020
[From the last episode: We looked at neuromorphic machine learning, which is intended to act more like the brain does.] Our last topic to cover on learning (ML) is about training. We talked about supervised learning, which means we'€™re training a model based on a bunch of ...

featured video

AI SoC Chats: Scaling AI Systems with Die-to-Die Interfaces

Sponsored by Synopsys

Join Synopsys Interface IP expert Manmeet Walia to understand the trends around scaling AI SoCs and systems while minimizing latency and power by using die-to-die interfaces.

Click here for more information about DesignWare IP for Amazing AI

featured paper

Exploring advancements in industrial and automotive markets with 60-GHz radar

Sponsored by Texas Instruments

The industrial and automotive markets have a tremendous need for innovative sensing technologies to help buildings, cities and automobiles sense the world around them and make more intelligent decisions.

Click here to read the article

Featured Chalk Talk

Benefits of FPGAs & eFPGA IP in Futureproofing Compute Acceleration

Sponsored by Achronix

In the quest to accelerate and optimize today’s computing challenges such as AI inference, our system designs have to be flexible above all else. At the confluence of speed and flexibility are today’s new FPGAs and e-FPGA IP. In this episode of Chalk Talk, Amelia Dalton chats with Mike Fitton from Achronix about how to design systems to be both fast and future-proof using FPGA and e-FPGA technology.

Click here for more information about the Achronix Speedster7 FPGAs