industry news
Subscribe Now

Lattice and Flexibilis Announce First FPGA Ethernet Switch IP Cores With HSR (IEC 62439-3) Protocol Support

HILLSBORO, OR  JUNE 13, 2011  Lattice Semiconductor Corporation (NASDAQ: LSCC) and Flexibilis Oy today announced the immediate availability of the Flexibilis Ethernet Switch (FES) IP cores.  The triple speed (10Mbps/100Mbps/1Gbps) FES IP cores operate on Ethernet Layer 2 and can switch with Gigabit forwarding capacity per port.  Both Gigabit Fiber optic and Gigabit twisted pair copper Ethernet interfaces are supported.  Quality of Service is supported with up to four queues per port. These Ethernet switch IP cores, available in five versions, vary in their number of ports and functionality: 

  • 6-port FES – HSR (QuadBox)
  • 4-port FES – HSR (End-node / RedBox)
  • 8-port FES
  • 4-port FES
  • 3-port FES 

The FES – HSR IP cores enable designers of smart grid substation automation and industrial networking applications to immediately and confidently apply the emerging High-availability Seamless Redundancy (HSR) protocol using LatticeECP3 FPGAs.  This IEC protocol (IEC62439-3) provides cost effective redundancy with no single point of failure and zero time to recovery in case of failure.  The HSR protocol is typically used in applications where time synchronization is also needed.  Therefore IEEE 1588 Precision Timing Protocol (PTP) end-to-end transparent switch functionality is also included.  The FES – HSR IP cores are applicable across a range of applications that demand high availability, gigabit-class data transfer capacity and sub-microsecond accuracy.  Target applications include smart grid substation automation and networked industrial automation gear, as well as high availability network equipment. 

The FES IP cores are equipped with IEEE 1588 version 2 end-to-end transparent switch functionality, which significantly improves the ability to resist the degradation of clock information quality in larger networks.  This ability is critical in meeting the strict clock quality requirements of future mobile cellular network base stations, wireline access, electrical substation and industrial automation and other control and measurement applications. Nanosecond-class accuracy in clock transfer enables backup or replacement of GPS-based synchronization in critical applications.  This feature makes the FES IP cores suitable for applications such as mobile backhaul routers, cell site routers and industrial automation products. 

“We are pleased to provide our Flexibilis Ethernet Switch IP to Lattice’s OEM customers,” said Tomi Norolampi, General Manager of Flexibilis Oy.  “We were able to use our expertise with communications and industrial network equipment to provide advanced functionality in a compact implementation.  The LatticeECP3 FPGA provided us the perfect platform to deliver the most value through our IP.” 

“Our collaboration with Flexibilis provides our customers with access to a complete system solution, including development boards, enabling them to rapidly deploy compliant Ethernet technology for low cost to high performance applications using LatticeECP3 FPGAs,” said Lalit Merani, Senior Manager of Product Marketing at Lattice Semiconductor.  “These system IP cores enable our OEM customers to immediately implement the IEC High-availability Seamless Redundancy draft standard in their designs today, and upgrade their installed base as the standard evolves.”  

About the Lattice ECP3 FPGA Family

The LatticeECP3 FPGA family is comprised of the lowest power, SERDES-enabled FPGAs in the market today.  The family’s five FPGAs offer standards-compliant, multi-protocol 3.2G SERDES, DDR1/2/3 memory interfaces and high performance, cascadable DSP slices that are ideal for RF, baseband and image signal processing.  Toggling at 1Gbps, the LatticeECP3 FPGAs also feature fast LVDS I/O as well as embedded memory of up to 6.8 Mbits.  Logic density varies from 17K LUTs to 149K LUTs with up to 586 user I/O.  The LatticeECP3 FPGA family is ideally suited for deployment in high volume cost- and power-sensitive video camera and display, wireline, and wireless infrastructure applications. 

About Flexibilis

Headquartered in Tampere, Finland, Flexibilis Oy (Inc.) is a provider of networking equipment and technologies for wireless and wired applications.  Solutions provided by Flexibilis are based on industry standard technologies and protocols enabling compatibility with the past and the future.  Flexibilis employs high-end technologies, including extensive use of programmable hardware.  

For pricing or additional technical information, please visit http://www.flexibilis.com/index.php or contact Flexibilis Oy at contact@flexibilis.com.  

About Lattice Semiconductor

Lattice is the source for innovative FPGAPLD, programmable Power Management and Clock Management solutions.  For more information, visit www.latticesemi.com.

Follow Lattice via FacebookRSS and Twitter. 

Leave a Reply

featured blogs
Apr 15, 2024
With increasing complexity, ascertaining performance in Arm-based SoCs design has become challenging, as it involves system-wide protocols connecting multiple IP in collaboration to deliver the expected performance. Verification teams must do the performance verification at t...
Apr 11, 2024
See how Achronix used our physical verification tools to accelerate the SoC design and verification flow, boosting chip design productivity w/ cloud-based EDA.The post Achronix Achieves 5X Faster Physical Verification for Full SoC Within Budget with Synopsys Cloud appeared ...
Mar 30, 2024
Join me on a brief stream-of-consciousness tour to see what it's like to live inside (what I laughingly call) my mind...

featured video

MaxLinear Integrates Analog & Digital Design in One Chip with Cadence 3D Solvers

Sponsored by Cadence Design Systems

MaxLinear has the unique capability of integrating analog and digital design on the same chip. Because of this, the team developed some interesting technology in the communication space. In the optical infrastructure domain, they created the first fully integrated 5nm CMOS PAM4 DSP. All their products solve critical communication and high-frequency analysis challenges.

Learn more about how MaxLinear is using Cadence’s Clarity 3D Solver and EMX Planar 3D Solver in their design process.

featured chalk talk

Advancements in Motor Efficiency Enables More Sustainable Manufacturing
Climate change is encouraging the acceleration of sustainable and renewable manufacturing processes and practices and one way we can encourage sustainability in manufacturing is with the use of variable speed drive motor control. In this episode of Chalk Talk, Amelia Dalton chats with Maurizio Gavardoni and Naveen Dhull from Analog Devices about the wide ranging benefits of variable speed motors, the role that current feedback plays in variable speed motor control, and how precision measurement solutions for current feedback can lead to higher motor efficiency, energy saving and enhanced sustainability.
Oct 19, 2023
23,118 views