industry news
Subscribe Now

Synopsys Honors Shrenik Mehta with Eleventh Annual Tenzing Norgay Interoperability Achievement Award

MOUNTAIN VIEW, Calif., June 8, 2011 /PRNewswire/ — Synopsys, Inc. (Nasdaq: SNPS), a world leader in software and IP for semiconductor design, verification and manufacturing, announced today that Shrenik Mehta has been awarded Synopsys’ eleventh annual Tenzing Norgay Interoperability Achievement Award. As chairperson of Accellera, a leading standards organization in electronic design automation (EDA), from 2005 until 2010, Shrenik guided the organization to several collaborative initiatives that created widely-used standards such as SystemVerilog, Unified Power Format (UPF), and Universal Verification Methodology (UVM).

“I am deeply honored to accept the Tenzing Norgay Interoperability Achievement Award this year,” said Shrenik Mehta, Principal Industry Consultant, @shrenikmehta. “The collaborative industry standards have transformed the system-on-chip (SoC) design methodologies worldwide and enabled designer productivity benefits to semiconductor, systems, IP and EDA companies. I would like to share this award with all the individuals who have contributed to these standards and thank them for their genuine commitment and effort over the years.”

“Shrenik was founding board member of Accellera and under his leadership, Accellera became a prominent standards organization,” said Rich Goldman, vice president corporate marketing, Synopsys, Inc. “In 2009, it merged with The SPIRIT Consortium to form an even stronger organization that looked after creation and adoption of HDL and IP standards.”

As a result of Shrenik’s efforts, SystemVerilog is currently the most widely-adopted HDL standard in the industry. He also facilitated creation of the Unified Power Format (UPF) committee under Accellera to provide an open and inclusive standard for low-power format, encouraged the user community to participate in this effort, and brought competing vendors together to create a standard that the entire industry can use freely. Shrenik’s leadership in providing OpenSPARC, an open source multi-core microprocessor design, has resulted in a very meaningful vehicle for the industry to demonstrate interoperability among many EDA tools and formats.

About the Tenzing Norgay Interoperability Achievement Award

The Tenzing Norgay Interoperability Achievement Award was established by Synopsys to recognize companies, organizations, universities and individuals who collaborate on interoperable design flows that benefit the user community. The award is presented annually to organizations that have surpassed common levels of interoperability, have contributed to overall industry advancement and have helped provide a new view of the future for EDA interoperability. Named for the crucial role that Sherpa Tenzing Norgay played in the first successful attempt to reach the summit of Mount Everest in 1953, the Interoperability Achievement Award recognizes achievements that are critical to a designer’s success.

About Shrenik Mehta

Shrenik Mehta has more than 25 years of semiconductor and system industry experience. He has managed product development, hardware design and verification, software and EDA tools and methods. He has also built organizations, online communities and established partnerships. Shrenik was a Sr. Director, Microelectronics at Sun Microsystems and was involved with the development of SPARC, PicoJava and OpenSPARC products. Shrenik holds a master’s degree in Computer Engineering from University of Michigan, Ann Arbor and bachelor’s degree from Institute of Technology – BHU, Varanasi (India). He holds nine US patents and one patent in Taiwan. Shrenik received the Sun Chairman’s award for Innovation in 2006. Shrenik’s LinkedIn profile can be found at http://www.linkedin.com/in/shrenikm and he can be found on Twitter: @shrenikmehta.

About Synopsys

Synopsys, Inc. (Nasdaq: SNPS) is a world leader in electronic design automation (EDA), supplying the global electronics market with the software, intellectual property (IP) and services used in semiconductor design, verification and manufacturing. Synopsys’ comprehensive, integrated portfolio of implementation, verification, IP, manufacturing and field-programmable gate array (FPGA) solutions helps address the key challenges designers and manufacturers face today, such as power and yield management, system-to-silicon verification and time-to-results. These technology-leading solutions help give Synopsys customers a competitive edge in bringing the best products to market quickly while reducing costs and schedule risk. Synopsys is headquartered in Mountain View, California, and has more than 65 offices located throughout North America, Europe, Japan, Asia and India. Visit Synopsys online at http://www.synopsys.com/.

Leave a Reply

featured blogs
Apr 26, 2024
LEGO ® is the world's most famous toy brand. The experience of playing with these toys has endured over the years because of the innumerable possibilities they allow us: from simple textbook models to wherever our imagination might take us. We have always been driven by ...
Apr 26, 2024
Biological-inspired developments result in LEDs that are 55% brighter, but 55% brighter than what?...
Apr 25, 2024
See how the UCIe protocol creates multi-die chips by connecting chiplets from different vendors and nodes, and learn about the role of IP and specifications.The post Want to Mix and Match Dies in a Single Package? UCIe Can Get You There appeared first on Chip Design....

featured video

How MediaTek Optimizes SI Design with Cadence Optimality Explorer and Clarity 3D Solver

Sponsored by Cadence Design Systems

In the era of 5G/6G communication, signal integrity (SI) design considerations are important in high-speed interface design. MediaTek’s design process usually relies on human intuition, but with Cadence’s Optimality Intelligent System Explorer and Clarity 3D Solver, they’ve increased design productivity by 75X. The Optimality Explorer’s AI technology not only improves productivity, but also provides helpful insights and answers.

Learn how MediaTek uses Cadence tools in SI design

featured paper

Designing Robust 5G Power Amplifiers for the Real World

Sponsored by Keysight

Simulating 5G power amplifier (PA) designs at the component and system levels with authentic modulation and high-fidelity behavioral models increases predictability, lowers risk, and shrinks schedules. Simulation software enables multi-technology layout and multi-domain analysis, evaluating the impacts of 5G PA design choices while delivering accurate results in a single virtual workspace. This application note delves into how authentic modulation enhances predictability and performance in 5G millimeter-wave systems.

Download now to revolutionize your design process.

featured chalk talk

Portenta C33
Sponsored by Mouser Electronics and Arduino and Renesas
In this episode of Chalk Talk, Marta Barbero from Arduino, Robert Nolf from Renesas, and Amelia Dalton explore how the Portenta C33 module can help you develop cost-effective, real-time applications. They also examine how the Arduino ecosystem supports innovation throughout the development lifecycle and the benefits that the RA6M5 microcontroller from Renesas brings to this solution.  
Nov 8, 2023
22,639 views