industry news
Subscribe Now

Veridae Systems and Mentor Graphics Partner to Accelerate Development, Debug and Verification of FPGAs

SAN DIEGO, CA. –– June 6, 2011 –– Veridae Systems and Mentor Graphics today announced they’ve partnered to support a complete FPGA development flow combining Mentor Graphic’s Precision® Synthesis FPGA design tools and Veridae’s Certus or Corus validation and debug solutions. The combination of tools will accelerate the development, verification and time-to market of single and multi-FPGA based systems.

“We are thrilled to collaborate with Mentor Graphics to integrate Corus and Certus with the Precision Synthesis tools,” said Jim Derbyshire, Veridae’s chief executive officer. “The tools seamlessly interface to offer an easy to use and complete FPGA development flow including simulation, synthesis and on-chip debug. For the first time, design engineers have access to the critical link from real hardware back to the design.”

Both the Corus and Certus software suites from Veridae systems have been validated for use in Mentor Graphics’ Precision Synthesis design flow. The Corus and Certus software suites are based on Veridae’s proven technology, which provides users with a synchronized view of FPGA systems both on- and off-chip, across devices and timing domains. The on-chip view can be also synchronized with software debuggers and test equipment to give a total system view. With access to any signal and any time, designers and validation engineers can quickly pinpoint failures and fix root causes. The enhanced visibility of Veridae’s technology allows debug problems that previously required weeks, or even months, to be resolved in hours.

“Combining the vendor independence and advanced features of Precision Synthesis with Veridae’s unique approach to FPGA prototyping will benefit designers in implementation and debug,” said Daniel Platzker, FPGA synthesis product line director at Mentor Graphics. “Veridae’s design visibility is an effective complement to Mentor Graphic’s comprehensive FPGA flow, and we look forward to working with our mutual customers to realize faster time to market and lower overall development cost.”

Corus and Certus are available now from Veridae Systems, and Precision Synthesis is available from Mentor Graphics. The companies will jointly support users interfacing the products to establish an optimal FPGA development flow.

About Veridae Systems Inc.

Veridae Systems Inc. provides innovative debug and validation technology that enables engineers to bring complex systems and ICs from prototype to production while realizing significant savings in both cost and time to market. Veridae is privately held, with technology spun out of research activity at the University of British Columbia (UBC). The company was founded in 2009, and has corporate headquarters at #201-1545 West 8th Avenue, Vancouver, BC, V6J 1T5. More information is available on the web at: http://www.veridae.com/

Leave a Reply

featured blogs
Sep 11, 2024
In which we cogitate, ruminate, and pontificate on the things you can do to further your goal of landing (and keeping) a job in engineering...

featured paper

A game-changer for IP designers: design-stage verification

Sponsored by Siemens Digital Industries Software

In this new technical paper, you’ll gain valuable insights into how, by moving physical verification earlier in the IP design flow, you can locate and correct design errors sooner, reducing costs and getting complex designs to market faster. Dive into the challenges of hard, soft and custom IP creation, and learn how to run targeted, real-time or on-demand physical verification with precision, earlier in the layout process.

Read more

featured chalk talk

Vector Funnel Methodology for Power Analysis from Emulation to RTL to Signoff
Sponsored by Synopsys
The shift left methodology can help lower power throughout the electronic design cycle. In this episode of Chalk Talk, William Ruby from Synopsys and Amelia Dalton explore the biggest energy efficiency design challenges facing engineers today, how Synopsys can help solve a variety of energy efficiency design challenges and how the shift left methodology can enable consistent power efficiency and power reduction.
Jul 29, 2024
23,467 views