industry news
Subscribe Now

Veridae Systems and Mentor Graphics Partner to Accelerate Development, Debug and Verification of FPGAs

SAN DIEGO, CA. –– June 6, 2011 –– Veridae Systems and Mentor Graphics today announced they’ve partnered to support a complete FPGA development flow combining Mentor Graphic’s Precision® Synthesis FPGA design tools and Veridae’s Certus or Corus validation and debug solutions. The combination of tools will accelerate the development, verification and time-to market of single and multi-FPGA based systems.

“We are thrilled to collaborate with Mentor Graphics to integrate Corus and Certus with the Precision Synthesis tools,” said Jim Derbyshire, Veridae’s chief executive officer. “The tools seamlessly interface to offer an easy to use and complete FPGA development flow including simulation, synthesis and on-chip debug. For the first time, design engineers have access to the critical link from real hardware back to the design.”

Both the Corus and Certus software suites from Veridae systems have been validated for use in Mentor Graphics’ Precision Synthesis design flow. The Corus and Certus software suites are based on Veridae’s proven technology, which provides users with a synchronized view of FPGA systems both on- and off-chip, across devices and timing domains. The on-chip view can be also synchronized with software debuggers and test equipment to give a total system view. With access to any signal and any time, designers and validation engineers can quickly pinpoint failures and fix root causes. The enhanced visibility of Veridae’s technology allows debug problems that previously required weeks, or even months, to be resolved in hours.

“Combining the vendor independence and advanced features of Precision Synthesis with Veridae’s unique approach to FPGA prototyping will benefit designers in implementation and debug,” said Daniel Platzker, FPGA synthesis product line director at Mentor Graphics. “Veridae’s design visibility is an effective complement to Mentor Graphic’s comprehensive FPGA flow, and we look forward to working with our mutual customers to realize faster time to market and lower overall development cost.”

Corus and Certus are available now from Veridae Systems, and Precision Synthesis is available from Mentor Graphics. The companies will jointly support users interfacing the products to establish an optimal FPGA development flow.

About Veridae Systems Inc.

Veridae Systems Inc. provides innovative debug and validation technology that enables engineers to bring complex systems and ICs from prototype to production while realizing significant savings in both cost and time to market. Veridae is privately held, with technology spun out of research activity at the University of British Columbia (UBC). The company was founded in 2009, and has corporate headquarters at #201-1545 West 8th Avenue, Vancouver, BC, V6J 1T5. More information is available on the web at: http://www.veridae.com/

Leave a Reply

featured blogs
May 17, 2022
'Virtuoso Meets Maxwell' is a blog series aimed at exploring the capabilities and potential of Virtuoso® RF Solution and Virtuoso MultiTech. So, how does Virtuoso meet Maxwell? Now,... ...
May 17, 2022
Explore Arm's SystemReady program, and learn how we're simplifying hardware/software compliance through pre-silicon testing for Base System Architecture (BSA). The post Collaborating to Ensure that Software Just Works Across Arm-Based Hardware appeared first on From Silicon ...
May 12, 2022
By Shelly Stalnaker Every year, the editors of Elektronik in Germany compile a list of the most interesting and innovative… ...
Apr 29, 2022
What do you do if someone starts waving furiously at you, seemingly delighted to see you, but you fear they are being overenthusiastic?...

featured video

Synopsys PPA(V) Voltage Optimization

Sponsored by Synopsys

Performance-per-watt has emerged as one of the highest priorities in design quality, leading to a shift in technology focus and design power optimization methodologies. Variable operating voltage possess high potential in optimizing performance-per-watt results but requires a signoff accurate and efficient methodology to explore. Synopsys Fusion Design Platform™, uniquely built on a singular RTL-to-GDSII data model, delivers a full-flow voltage optimization and closure methodology to achieve the best performance-per-watt results for the most demanding semiconductor segments.

Learn More

featured paper

Build More Cost-Effective and More Efficient 5G Radios with Intel® Agilex™ FPGAs

Sponsored by Intel

Learn how Intel® Agilex™ FPGAs ease development of 5G applications by tackling constantly evolving requirements with flexible, highest performance-per-watt fabric, while providing a path to production and scale with Intel® eASIC™ and full ASIC implementations.

Click to read more

featured chalk talk

IsoMOV

Sponsored by Mouser Electronics and Bourns

Today, your circuit protection device needs to be versatile, handling a wide range of conditions with long-life low capacitance, low leakage, and state-of-the-art energy handling density. In this episode of Chalk Talk, Amelia Dalton chats with Paul Smith from Bourns about IsoMOV - a new integrated circuit protection that brings together the most important circuit protection capabilities in one efficient package.

Click here for more information about Bourns IsoMOV™ Series Hybrid Protection Component