industry news
Subscribe Now

Management Day at the 48th DAC: Decision-making at the Cutting Edge of Business and Technology

LOUISVILLE, Colo. – May 27, 2011 – The rubber meets the road at the intersection of high-performance Systems-on-Chip design and the adoption of emerging technologies. Management Day at the 48th Design Automation Conference (DAC) provides engineering and business managers with essential information to make the right decisions at the intersection of business and technology.

“Optimizing for volume production, low power, and shrinking sizes necessitates accurate trade-off analysis to drive technical/business decision-making,” said Yervant Zorian, New Initiatives Chair. “Moving to new semiconductor technology nodes such as 22nm can significantly affect the choices of suppliers. The Management Day sessions were designed to create lively dialog and to provide decision criteria to guide managers towards optimum choices from a pool of alternative options for flows, methodologies and suppliers.”

Management Day at DAC 2011 is sponsored by Synopsys, Inc. (Nasdaq: SNPS). Two sessions will feature presentations by managers from independent device manufacturers (IDMs), fab-light ASIC providers, foundries, and fabless companies. Senior managers of today’s most complex nanometer SoCs will discuss the latest emerging solutions, along with their economic impact. A third panel session involves the presenters and the audience in an open brainstorming discussion on the impact of cloud computing in EDA.

The Management Day at the 48th DAC includes:

Session 1: Decision Making for Complex ICs, from 10:30am – 12:00pm in 32AB 
Session Chair: Rich Valera, Needham & Co.

Moving to new semiconductor technology nodes for complex ICs can significantly affect the choices of design flow, methodologies and suppliers. This session will cover the challenges of complex chip design and present corresponding management decision criteria that allow managers to make the right choices from a pool of alternate options. This session feature presentations by managers representing independent device manufacturers (IDMs), fab-less ASIC providers, and fabless companies.

Speakers: 

Sunil Shenoy,Vice President, Digital Enterprise Group, Intel Corp.

Kee Sup Kim,Vice President Design Technology, Samsung

Naveed Sherwani, President, Co-founder & CEO, Open-Silicon Inc.

Session 2: Trade-Offs and Choices for Emerging SOCs, from 2:00 – 4:00pm in 32AB 
Session Chair: 
Brian Fuller, EE Times

Today’s emerging SOCs require multiple types of optimizations and the adoption of advanced solutions to meet stringent design requirements. Optimizing for volume production, low power, and shrinking sizes necessitates accurate trade-off analysis and technical/business decision-making by management. This session will feature senior managers of today’s most complex nanometer chips.

Speakers: 

Philippe Magarshack – R&D Group Vice President & GM, ST Microelectronics 
Kevork Kechichian – Vice President Engineering, Qualcomm CDMA Technologies 
Robert Madge – Director, Design Enabled Manufacturing, Global Foundries 
Magdy Abadir – Director Design Automation & Vendor Relations, Freescale Semiconductor 

Session 3: Panel: Cloud Computing from 4:00 – 6:30pm in 33AB

This panel is preceded by a 30-minute tutorial on effective use of the cloud by Amazon’s Peter DeSantis.

Session ChairRaul Camposano, Physware, Inc. 
Session Organizer: Andreas Kuehlmann, Coverity, Inc.

Cloud computing is THE buzz word today in the software industry. So how and when will cloud computing affect EDA and IC design? Immediate concerns looming on the horizon are security, the transfer of large data sets, and licensing models. This panel, representing a broad set of design and EDA constituents, will examine cloud computing’s many implications for the IC design ecosystem.

Speakers: 

Peter DeSantis, Amazon.com, Inc. 
John Chilton, Synopsys, Inc. 
John Bruggeman, Cadence Design Systems, Inc.

Greg Gottesman, Madrona Venture Group, Inc. 
Mojy Chian, GLOBALFOUNDRIES

Carl Anderson, IBM Corp.

The 48th DAC, the premier conference devoted to design and design automation of electronic systems, will be held at the San Diego Convention Center in San Diego, California, from June 5-10, 2011. Management Day takes place from 10:30 am until 6:30 pm on Tuesday, June 7, 2011. For additional details see www.dac.com

About DAC 

The Design Automation Conference (DAC) is recognized as the premier event for the design of electronic circuits and systems, and for electronic design automation (EDA) and silicon solutions. A diverse worldwide community representing more than 1,000 organizations attends each year, represented by system designers and architects, logic and circuit designers, validation engineers, CAD managers, senior managers and executives to researchers and academicians from leading universities. Close to 60 technical sessions selected by a committee of electronic design experts offer information on recent developments and trends, management practices and new products, methodologies and technologies. A highlight of DAC is its exhibition and suite area with approximately 200 of the leading and emerging EDA, silicon, intellectual property (IP) and design services providers. The conference is sponsored by the Association for Computing Machinery (ACM), the Electronic Design Automation Consortium (EDA Consortium), and the Institute of Electrical and Electronics Engineers (IEEE), and is supported by ACM’s Special Interest Group on Design 

Leave a Reply

featured blogs
Apr 19, 2024
Data type conversion is a crucial aspect of programming that helps you handle data across different data types seamlessly. The SKILL language supports several data types, including integer and floating-point numbers, character strings, arrays, and a highly flexible linked lis...
Apr 18, 2024
Are you ready for a revolution in robotic technology (as opposed to a robotic revolution, of course)?...
Apr 18, 2024
See how Cisco accelerates library characterization and chip design with our cloud EDA tools, scaling access to SoC validation solutions and compute services.The post Cisco Accelerates Project Schedule by 66% Using Synopsys Cloud appeared first on Chip Design....

featured video

How MediaTek Optimizes SI Design with Cadence Optimality Explorer and Clarity 3D Solver

Sponsored by Cadence Design Systems

In the era of 5G/6G communication, signal integrity (SI) design considerations are important in high-speed interface design. MediaTek’s design process usually relies on human intuition, but with Cadence’s Optimality Intelligent System Explorer and Clarity 3D Solver, they’ve increased design productivity by 75X. The Optimality Explorer’s AI technology not only improves productivity, but also provides helpful insights and answers.

Learn how MediaTek uses Cadence tools in SI design

featured chalk talk

Advancements in Motor Efficiency Enables More Sustainable Manufacturing
Climate change is encouraging the acceleration of sustainable and renewable manufacturing processes and practices and one way we can encourage sustainability in manufacturing is with the use of variable speed drive motor control. In this episode of Chalk Talk, Amelia Dalton chats with Maurizio Gavardoni and Naveen Dhull from Analog Devices about the wide ranging benefits of variable speed motors, the role that current feedback plays in variable speed motor control, and how precision measurement solutions for current feedback can lead to higher motor efficiency, energy saving and enhanced sustainability.
Oct 19, 2023
23,458 views