industry news
Subscribe Now

Alliance Memory Introduces New Line of High-Speed CMOS Synchronous DRAMs With 64-Mb, 128-Mb, and 256-Mb Densities in TSOP II Package

SAN CARLOS, CA–(Marketwire – Apr 27, 2011) – Alliance Memory, Inc., a worldwide provider of legacy memory ICs for the communications, computing, industrial, and consumer markets, today introduced a full line of new, high-speed CMOS synchronous DRAMs (SDR) with densities of 64 Mb (AS4C4M16S), 128 Mb (AS4C8M16S), and 256 Mb (AS4C16M16S).

The devices released today are optimized for industrial, communications, medical, and consumer products requiring high memory bandwidth, and are particularly well-suited to high-performance PC applications. Internally configured as four banks of 1M, 2M, or 4M word x 16 bits with a synchronous interface, the SDRs operate from a single +3.3-V (± 0.3V) power supply, and are lead (Pb) and halogen free.

Packaged in a 54-pin, 400-mil plastic TSOP II, the new SDRs offer a fast access time from clock down to 4.5 ns at a 5-ns clock cycle, and clock rates from 143 MHz to 200 MHz.

Alliance Memory’s SDRs provide programmable read or write burst lengths of 1, 2, 4, 8, or full page, with a burst termination option. An auto pre-charge function provides a self-timed row pre-charge initiated at the end of the burst sequence. Easy-to-use refresh functions include auto- or self-refresh, while a programmable mode register allows the system to choose the most suitable modes to maximize performance.

“As other suppliers are exiting the DRAM market to focus on new technologies, we remain committed to offering legacy parts to their customers, eliminating the need for costly redesigns of their end products,” said Dan Gilbert, vice president of sales at Alliance Memory. “For these customers, it is imperative to have access to cost-effective drop-in replacement memory that is pin-for-pin compatible, and that is exactly what our new line of SDRs provides.”

Device Specification Table:

Part number AS4C4M16S   AS4C8M16S   AS4C16M16S
Density 64 Mb 128 Mb 256 Mb
Configuration 4M x 16 bit 8M x 16 bit 16M x 16 bit
Clock cycle (ns) 6/7 6/7 5/6/7
Max. access time from clock (ns) 5.4/5.4 5/5.4 4.5/5.4/5.4
Clock rate (MHz) 166/143 166/143 200/166/143

Samples of the new SDRs are available now. Production quantities will be available on May 1 with lead times of six weeks. Pricing for U.S. delivery ranges from $0.90 to $1.80 in 1,000-piece quantities.

About Alliance Memory, Inc.

Alliance Memory, Inc. is a worldwide provider of legacy memory products for the communications, computing, industrial, and consumer markets. The company supports a full range of asynchronous and synchronous SRAMs, low-power SRAMs, and ZMD low-power SRAMs, along with an exciting new line-up of synchronous DRAMs (SDR). Alliance Memory is a privately held company with headquarters in San Carlos, California, and regional offices in Germany, France, and South East Asia. More information about Alliance Memory is available online at www.alliancememory.com.

Leave a Reply

featured blogs
Apr 26, 2024
LEGO ® is the world's most famous toy brand. The experience of playing with these toys has endured over the years because of the innumerable possibilities they allow us: from simple textbook models to wherever our imagination might take us. We have always been driven by ...
Apr 26, 2024
Biological-inspired developments result in LEDs that are 55% brighter, but 55% brighter than what?...
Apr 25, 2024
See how the UCIe protocol creates multi-die chips by connecting chiplets from different vendors and nodes, and learn about the role of IP and specifications.The post Want to Mix and Match Dies in a Single Package? UCIe Can Get You There appeared first on Chip Design....

featured video

MaxLinear Integrates Analog & Digital Design in One Chip with Cadence 3D Solvers

Sponsored by Cadence Design Systems

MaxLinear has the unique capability of integrating analog and digital design on the same chip. Because of this, the team developed some interesting technology in the communication space. In the optical infrastructure domain, they created the first fully integrated 5nm CMOS PAM4 DSP. All their products solve critical communication and high-frequency analysis challenges.

Learn more about how MaxLinear is using Cadenceā€™s Clarity 3D Solver and EMX Planar 3D Solver in their design process.

featured paper

Designing Robust 5G Power Amplifiers for the Real World

Sponsored by Keysight

Simulating 5G power amplifier (PA) designs at the component and system levels with authentic modulation and high-fidelity behavioral models increases predictability, lowers risk, and shrinks schedules. Simulation software enables multi-technology layout and multi-domain analysis, evaluating the impacts of 5G PA design choices while delivering accurate results in a single virtual workspace. This application note delves into how authentic modulation enhances predictability and performance in 5G millimeter-wave systems.

Download now to revolutionize your design process.

featured chalk talk

Autonomous Robotics Connectivity Solutions
Sponsored by Mouser Electronics and Samtec
Connectivity solutions for autonomous robotic applications need to include a variety of orientations, stack heights, and contact systems. In this episode of Chalk Talk, Amelia Dalton and Matthew Burns from Samtec explore trends in autonomous robotic connectivity solutions and the benefits that Samtec interconnect solutions bring to these applications.
Jan 22, 2024
13,665 views