industry news
Subscribe Now

IOsemi Adopts Berkeley Design Automation Analog FastSPICE™ Platform

SANTA CLARA, CA, —April 26, 2011— Berkeley Design Automation, Inc., the nanometer circuit verification leader, today announced that IO Semiconductor Inc., a fabless semiconductor company developing high-performance front-end chips for multi-band, multi-mode cellular applications, has selected the company’s AFS Platform for RF verification and characterization. 

“At IOsemi we have tremendous verification and characterization challenges for our ZEROcap™ CMOS technology designs,” said Stuart Molin, CTO at IOsemi. “We have standardized on the Analog FastSPICE Platform because it provides nanometer SPICE accuracy 5x to 10x faster than traditional SPICE, exceeding our requirements for verification and characterization of our high-performance CMOS RF front-end devices.” 

The Analog FastSPICE Platform is the industry’s only unified verification platform for nanometer analog, RF, mixed-signal, and custom digital circuits. The AFS Platform combines foundry-certified nm SPICE accuracy, 5x-10x faster single-core performance than any other SPICE circuit simulator, >10M-element capacity, and the industry’s only comprehensive silicon-accurate device noise analysis. The AFS Platform is a single executable that uses advanced algorithms and numerical analysis to rapidly solve the original device equations and full-circuit matrix without any approximations. It includes licenses for AFS Nano SPICE simulation, AFS circuit simulation, AFS Transient Noise Analysis, AFS RF Analysis, and AFS Co-Simulation. 

“We are delighted with the IOsemi selection of the Analog FastSPICE Platform for their verification and characterization flow,” said Ravi Subramanian, president and CEO of Berkeley Design Automation. “Achieving best-in-class cellular front-end performance in an RF-CMOS platform is a tremendous challenge. IOsemi’s adoption of the AFS Platform reinforces the fact that today’s leading fabless semiconductor companies select Berkeley Design Automation for nanometer circuit verification.” 

About Berkeley Design Automation

Berkeley Design Automation, Inc. is the recognized leader in nanometer circuit verification. The company combines the industry’s only unified verification platform, Analog FastSPICE, with exceptional application expertise to uniquely address nm circuit design challenges. Nearly 100 companies, including most of the world’s top 20 semiconductor suppliers, rely on Berkeley Design Automation to efficiently verify their nm-scale circuits. Founded in 2003, the company has received several industry awards in recognition of its technology leadership and impact on the electronics industry. Berkeley Design Automation is privately held and backed by Woodside Fund, Bessemer Venture Partners, Panasonic Corp., NTT Corp., IT-Farm, and MUFJ Capital. For more information, visit http://www.berkeley-da.com

About IO Semiconductor Incorporated

Incorporated in 2008, IOsemi’s mission is to become the leading supplier of high performance semiconductor chips targeted at multi-band, multi-mode cellular RF front-ends by utilizing IOsemi’s ZEROcap™ CMOS Technology to supply devices that exhibit previously unachievable pricing and performance. For more information, visit http://www.iosemi.com/index.html 

Leave a Reply

featured blogs
Apr 23, 2024
Do you think you are spending too much time fine-tuning your SKILL code? As a SKILL coder, you must be aware that producing bug-free and efficient code requires a lot of effort and analysis. But don't worry, there's good news! The Cadence Virtuoso Studio platform ha...
Apr 22, 2024
Learn what gate-all-around (GAA) transistors are, explore the switch from fin field-effect transistors (FinFETs), and see the impact on SoC design & EDA tools.The post What You Need to Know About Gate-All-Around Designs appeared first on Chip Design....
Apr 18, 2024
Are you ready for a revolution in robotic technology (as opposed to a robotic revolution, of course)?...

featured video

How MediaTek Optimizes SI Design with Cadence Optimality Explorer and Clarity 3D Solver

Sponsored by Cadence Design Systems

In the era of 5G/6G communication, signal integrity (SI) design considerations are important in high-speed interface design. MediaTek’s design process usually relies on human intuition, but with Cadence’s Optimality Intelligent System Explorer and Clarity 3D Solver, they’ve increased design productivity by 75X. The Optimality Explorer’s AI technology not only improves productivity, but also provides helpful insights and answers.

Learn how MediaTek uses Cadence tools in SI design

featured chalk talk

Maximizing High Power Density and Efficiency in EV-Charging Applications
Sponsored by Mouser Electronics and Infineon
In this episode of Chalk Talk, Amelia Dalton and Daniel Dalpiaz from Infineon talk about trends in the greater electrical vehicle charging landscape, typical block diagram components, and tradeoffs between discrete devices versus power modules. They also discuss choices between IGBT’s and Silicon Carbide, the advantages of advanced packaging techniques in both power discrete and power module solutions, and how reliability is increasingly important due to demands for more charging cycles per day.
Dec 18, 2023
17,407 views