industry news
Subscribe Now

Intrinsic-ID Tackles Random Number Generation Issues and Launches iRNG — a True Random Number Generator — as Hard or Soft IP

Eindhoven, The Netherlands, April 7th, 2011, – Intrinsic-ID, a leading provider of embedded silicon IP and software security solutions based on hardware intrinsic security (HIS) technology, today announced iRNG, a true Random Number Generator delivered as hardware IP (RTL) or embedded software.  iRNG utilizes the noise inherently present in uninitialized SRAM to generate random bits at very high speed.  New independent randomness is generated every time the SRAM power is turned on. The random bits are then passed to a deterministic random bit generator within iRNG.  

iRNG is the only true random number generator capable of producing instant randomness  from an on-chip high entropy noise source (SRAM), solving a long-standing open problem in the electronics industry.   Current approaches such as ring-oscillator based solutions have very long set-up times, must be hand-crafted in hardware and have inherently low entropy. 

“Because our approach to random number generation is based on an on chip noise source, iRNG features a number of advantages at very low cost.  Additionally, it requires only standard available design and manufacturing flows and no extra process steps,” said Pim Tuyls, CEO of Intrinsic-ID.   iRNG is available as a separate IP block both in hardware RTL and as platform independent embedded software libraries.  The RTL version allows integration into new chip designs with little extra cost and minimal area overhead.  The embedded software version upgrades fielded devices (such as mobile phones and smart cards) with a truly random number generator. All SRAMs are supported, with no impact on the design flow and minimal impact on area, performance or power.

For a complete security solution, iRNG can be combined with Intrinsic-ID’s other products, such as Quiddikey.  This allows encryption or protocols based entirely on Hardware Intrinsic Security (HIS), with no secret information leaving the device unprotected. 

About Random Number Generation

Random numbers are hard for an attacker to determine so they make a fundamental contribution to the security of key generation, key agreement protocols, identification and authentication protocols. 

About Hardware Intrinsic Security (HIS)

HIS provides security and implementation benefits over existing approaches by extracting the secret ‘key’ from the hardware instead of storing it.  This approach allows a device to generate a secret key only when needed and power down with no key present.  Because no key is stored, attackers have nothing to find.  Intrinsic-ID’s Quiddikey solution uses HIS and is based on patented physically unclonable function (PUF) technology.  It secures assets against cloning, tampering, theft-of-service and reverse engineering.  

About Intrinsic-ID

Intrinsic-ID is a semiconductor intellectual property and services company providing embedded silicon IP and software security solutions for anti-counterfeiting, content and data protection, unique device identification and cost effective key storage.    Intrinsic-ID offers the only technology-independent key storage without storing the key for semiconductor companies.  Headquartered in Eindhoven, The Netherlands, Intrinsic-ID was founded in 2008 as a spin-out of Royal Philips Electronics.  Its hardware intrinsic security (HIS) products are based on patented physically unclonable function (PUF) technology that is being used in various markets. To find out more, please visit

Leave a Reply

featured blogs
Dec 8, 2023
Read the technical brief to learn about Mixed-Order Mesh Curving using Cadence Fidelity Pointwise. When performing numerical simulations on complex systems, discretization schemes are necessary for the governing equations and geometry. In computational fluid dynamics (CFD) si...
Dec 7, 2023
Explore the different memory technologies at the heart of AI SoC memory architecture and learn about the advantages of SRAM, ReRAM, MRAM, and beyond.The post The Importance of Memory Architecture for AI SoCs appeared first on Chip Design....
Nov 6, 2023
Suffice it to say that everyone and everything in these images was shot in-camera underwater, and that the results truly are haunting....

featured video

Dramatically Improve PPA and Productivity with Generative AI

Sponsored by Cadence Design Systems

Discover how you can quickly optimize flows for many blocks concurrently and use that knowledge for your next design. The Cadence Cerebrus Intelligent Chip Explorer is a revolutionary, AI-driven, automated approach to chip design flow optimization. Block engineers specify the design goals, and generative AI features within Cadence Cerebrus Explorer will intelligently optimize the design to meet the power, performance, and area (PPA) goals in a completely automated way.

Click here for more information

featured paper

Power and Performance Analysis of FIR Filters and FFTs on Intel Agilex® 7 FPGAs

Sponsored by Intel

Learn about the Future of Intel Programmable Solutions Group at The power and performance efficiency of digital signal processing (DSP) workloads play a significant role in the evolution of modern-day technology. Compare benchmarks of finite impulse response (FIR) filters and fast Fourier transform (FFT) designs on Intel Agilex® 7 FPGAs to publicly available results from AMD’s Versal* FPGAs and artificial intelligence engines.

Read more

featured chalk talk

Shift Left with Calibre
In this episode of Chalk Talk, Amelia Dalton and David Abercrombie from Siemens investigate the details of Calibre’s shift-left strategy. They take a closer look at how the tools and techniques in this design tool suite can help reduce signoff iterations and time to tapeout while also increasing design quality.
Nov 27, 2023