industry news
Subscribe Now

Analog Bits Unveils Industry’s Lowest Power 40nm High Bandwidth SerDes

Mountain View, CA —  Feb. 8, 2011 —  Analog Bits, the Integrated Clocking and Interface IP leader, today announced the commercial availability of the industry’s lowest power 40nm, high-speed Serializer/Deserializer IP. The break through macro is programmable to support multiple protocols and small enough to be used in embedded SOC’s. 

The Analog Bits 40nm SerDes supports more than 100 lanes, from 1 to 12.5 Gb per lane on single IC with a mere 5mw per gigabit per second per lane power consumption. It is currently in production in multiple applications and is validated in over 30 industry standard protocols including PCI Express, SATA, XAUI, XFI, SGMII and delivers the lowest chip-to-chip communications latency.

“The new 40nm SerDes is ideal for high speed processors and consumer electronics devices in high definition TVs, set top boxes and game consoles. The IP’s programmable features allow designers to use licensable IP to create highly differentiated SOC products while reducing design risk and speeding time-to-market,” explains Mahesh Tirupattur, Executive Vice President, Analog Bits.

The Path to the Future

SerDes technology converts between parallel and serial communications protocols and is of increasing importance in embedded SOC applications. 

“SerDes interfaces are becoming the norm across the SoC Market,” according to Rich Wawrzyniak, a Senior Market Analyst with Semico Research. Over the next several years, we project that more and more IP Subsystems will appear featuring SerDes interfaces to move data quickly to other on-chip subsystems and for high speed communications to the outside world. This will be especially true in applications that need to move large amounts of data at high speeds – like the spread of HD Video capability into portable consumer devices.” A recent Semico Research report forecasts growth trends of IP Subsystems into the SoC market and is available from www.semico.com.

Analog Bits new SerDes Interconnect is tested and currently available down to 40nm process geometries, with other nodes to follow. 

For information about Analog Bits’ SerDes, please visit our website.

About Analog Bits 

Founded in 1995, Analog Bits, Inc. is the leading supplier of integrated timing and interconnect IP. Products include precision clocking macros such as PLL’s & DLL’s, programmable interconnects such as multi-protocol SERDES/PMA and programmable I/O’s as well as specialized memories such as high-speed SRAMs and T-CAMs. With billions IP fabricated in customer silicon from 0.35-micron to 28-nanometer processes, Analog Bits has the heritage of “first time working silicon” at merchant foundries and IDMs. For more information visit www.analogbits.com

Leave a Reply

featured blogs
Apr 17, 2024
The semiconductor industry thrives on innovation, and at the heart of this progress lies Electronic Design Automation (EDA). EDA tools allow engineers to design and evaluate chips, before manufacturing, a data-intensive process. It would not be wrong to say that data is the l...
Apr 16, 2024
Learn what IR Drop is, explore the chip design tools and techniques involved in power network analysis, and see how it accelerates the IC design flow.The post Leveraging Early Power Network Analysis to Accelerate Chip Design appeared first on Chip Design....
Mar 30, 2024
Join me on a brief stream-of-consciousness tour to see what it's like to live inside (what I laughingly call) my mind...

featured video

How MediaTek Optimizes SI Design with Cadence Optimality Explorer and Clarity 3D Solver

Sponsored by Cadence Design Systems

In the era of 5G/6G communication, signal integrity (SI) design considerations are important in high-speed interface design. MediaTek’s design process usually relies on human intuition, but with Cadence’s Optimality Intelligent System Explorer and Clarity 3D Solver, they’ve increased design productivity by 75X. The Optimality Explorer’s AI technology not only improves productivity, but also provides helpful insights and answers.

Learn how MediaTek uses Cadence tools in SI design

featured chalk talk

The Future of Intelligent Devices is Here
Sponsored by Alif Semiconductor
In this episode of Chalk Talk, Amelia Dalton and Henrik Flodell from Alif Semiconductor explore the what, where, and how of Alif’s Ensemble 32-bit microcontrollers and fusion processors. They examine the autonomous intelligent power management, high on-chip integration and isolated security subsystem aspects of these 32-bit microcontrollers and fusion processors, the role that scalability plays in this processor family, and how you can utilize them for your next embedded design.
Aug 9, 2023
29,790 views