industry news
Subscribe Now

Jasper ActiveProp Automates Assertion-Based Verification for SoC Design

MOUNTAIN VIEW, Calif. – Jan. 27, 2011 – Jasper Design Automation today introduced ActiveProp(tm), an innovative new property synthesis tool that helps accelerate the adoption of assertion-based verification, including formal verification as well as simulation.

ActiveProp automatically generates high-level properties in industry-standard SystemVerilog Assertion (SVA) language, as well as human-readable reports, from RTL and simulation information. ActiveProp property synthesis helps expand the verification property set, increase functional coverage, and identify coverage holes, leading to higher-quality chip designs.

“ActiveProp delivers tremendous ROI by automating the creation of properties, producing high-quality results faster than ever thought possible,” said Kathryn Kranen, Jasper President and CEO.  “Deploying ActiveProp standalone greatly improves verification efficiency for any assertion-based verification flow.  It also has great synergy with Jasper formal solutions, to achieve faster proofs with JasperGold(R), and for design leverage with ActiveDesign(tm).”

ActiveProp generates intelligent, high-quality properties (assertions, constraints and covers) automatically, and multiple simulation runs can further refine the intelligence of generated properties. Unique multi-cycle analysis contributes to property quality, and generates properties where the causal effects are far removed from the resulting effects, not just two or three cycles away. ActiveProp also handles hierarchy, extracting properties across different modules and levels of hierarchy.

The inputs to ActiveProp are RTL, simulation information and scoped signals of interest which the user can control.  Any simulation or testbench, block, system-level, or full SoC, can be used as input. ActiveProp simulator input can be provided in two ways, either running ActiveProp on previously created simulation files, or linked during run time with the simulator. ActiveProp outputs industry-standard SVA properties, which are used in any assertion-based design and verification flow.

ActiveProp also features a number of pre-defined checks including static checks; checks for common design errors such as arithmetic overflow, bus conflicts and illegal clock-domain crossings; coverage checks for errors such as dead-end and unreachable states; and more.

ActiveProp is currently available.  For additional information contact Jasper, or visit

Learn More About ActiveProp At Upcoming Industry Events

ActiveProp will be featured at these upcoming industry events.  To
register for a product demo, contact

  • EDSFair, Jasper/CyberTec Booth #002, Yokohama, Japan, Jan. 27-28
  • DesignCon Paper “Automating Higher Level Verification Methods via
  • Property Synthesis,” Santa Clara, Calif., Feb. 3
  • DVCon, Jasper Booth #704, San Jose, Calif., Feb. 28 – March 3

About Jasper Design Automation

Jasper delivers industry-leading EDA software solutions for semiconductor design, verification, and reuse, based on the state-of-the-art formal technology. Customers include worldwide leaders in wireless, consumer, computing, and networking electronics, with over 200 successful chip deployments.  Jasper, headquartered in Mountain View, California, is privately held, with offices and distributors in North America, South America, Europe, and Asia. Visit to reduce risks; increase design, verification and reuse productivity; and accelerate time to market.

Leave a Reply

featured blogs
May 29, 2020
Each industry has its own standards and requirements that components must meet in order to be considered usable for that industry. There are some tests that are common between industries, such as outgassing, but more often than not there are going to be different requirements...
May 29, 2020
[From the last episode: We reviewed our tour of IoT and cloud computing.] We'€™ve talked about conventional computing, so now we'€™re going to look at a new computing application that'€™s taking the industry by storm: machine learning. We did a quick overview a long tim...
May 29, 2020
AI is all around us, but what is it exactly? For curious minds, this series of blogs explores the fundamental building blocks of AI, which together build the AI solutions we see today and that will enable the products we will enjoy tomorrow. This blog throws light on Supervis...
May 27, 2020
Could life evolve on ice worlds, ocean worlds, ocean worlds covered in ice, halo worlds that are tidally locked with their sun, and rogue worlds without a sun? If so, what sort of life might it be?...

Featured Video

DesignWare 112G Ethernet PHY IP JTOL & ITOL Performance

Sponsored by Synopsys

This video shows the Synopsys 112G Ethernet PHY IP in TSMC’s N7 process passing the jitter and interference tolerance test at the IEEE-specified bit error rate (BER). The IP with leading power, performance, and area is available in a range of FinFET processes for high-performance computing SoCs.

Click here for more information

Featured Paper

Energy-Saving Piezo Haptic Driver is the Touch Sensor's Best Friend

Sponsored by Maxim Integrated

Haptic sensing technology, with its ability to render complex tactile experiences, is becoming popular in portable applications. Excessive power dissipation is a concern with current piezo haptic drivers' implementations. Although the piezoelectric actuator represents a capacitive load, considerable power is dissipated to drive it. This design solution reviews the shortcomings of current piezo haptic driver implementations and introduces a novel, regenerative, boost converter-based implementation that minimizes power dissipation, helping maximize the battery life of portables.

Click here to download the whitepaper