industry news
Subscribe Now

Jasper ActiveProp Automates Assertion-Based Verification for SoC Design

MOUNTAIN VIEW, Calif. – Jan. 27, 2011 – Jasper Design Automation today introduced ActiveProp(tm), an innovative new property synthesis tool that helps accelerate the adoption of assertion-based verification, including formal verification as well as simulation.

ActiveProp automatically generates high-level properties in industry-standard SystemVerilog Assertion (SVA) language, as well as human-readable reports, from RTL and simulation information. ActiveProp property synthesis helps expand the verification property set, increase functional coverage, and identify coverage holes, leading to higher-quality chip designs.

“ActiveProp delivers tremendous ROI by automating the creation of properties, producing high-quality results faster than ever thought possible,” said Kathryn Kranen, Jasper President and CEO.  “Deploying ActiveProp standalone greatly improves verification efficiency for any assertion-based verification flow.  It also has great synergy with Jasper formal solutions, to achieve faster proofs with JasperGold(R), and for design leverage with ActiveDesign(tm).”

ActiveProp generates intelligent, high-quality properties (assertions, constraints and covers) automatically, and multiple simulation runs can further refine the intelligence of generated properties. Unique multi-cycle analysis contributes to property quality, and generates properties where the causal effects are far removed from the resulting effects, not just two or three cycles away. ActiveProp also handles hierarchy, extracting properties across different modules and levels of hierarchy.

The inputs to ActiveProp are RTL, simulation information and scoped signals of interest which the user can control.  Any simulation or testbench, block, system-level, or full SoC, can be used as input. ActiveProp simulator input can be provided in two ways, either running ActiveProp on previously created simulation files, or linked during run time with the simulator. ActiveProp outputs industry-standard SVA properties, which are used in any assertion-based design and verification flow.

ActiveProp also features a number of pre-defined checks including static checks; checks for common design errors such as arithmetic overflow, bus conflicts and illegal clock-domain crossings; coverage checks for errors such as dead-end and unreachable states; and more.

ActiveProp is currently available.  For additional information contact Jasper, or visit

Learn More About ActiveProp At Upcoming Industry Events

ActiveProp will be featured at these upcoming industry events.  To
register for a product demo, contact

  • EDSFair, Jasper/CyberTec Booth #002, Yokohama, Japan, Jan. 27-28
  • DesignCon Paper “Automating Higher Level Verification Methods via
  • Property Synthesis,” Santa Clara, Calif., Feb. 3
  • DVCon, Jasper Booth #704, San Jose, Calif., Feb. 28 – March 3

About Jasper Design Automation

Jasper delivers industry-leading EDA software solutions for semiconductor design, verification, and reuse, based on the state-of-the-art formal technology. Customers include worldwide leaders in wireless, consumer, computing, and networking electronics, with over 200 successful chip deployments.  Jasper, headquartered in Mountain View, California, is privately held, with offices and distributors in North America, South America, Europe, and Asia. Visit to reduce risks; increase design, verification and reuse productivity; and accelerate time to market.

Leave a Reply

featured blogs
Oct 16, 2019
The top level of product categories on feature our Connectors, Cables, Optics, and RF pages, which give users a jumpoff point into the four main categories of products that Samtec sells. These pages were first released in 2016 with a very simple approach, to get th...
Oct 16, 2019
The last day of Arm TechCon opened with Charlie Miller talking about Experiences with and Views on the Future of Driverless Cars Technology . Charlie has appeared in Breakfast Bytes before in... [[ Click on the title to access the full blog on the Cadence Community site. ]]...
Oct 15, 2019
As technology advances, it's becoming harder and harder to know what is real and what isn't....
Oct 14, 2019
My working life includes a lot of writing – blogs, articles, conference papers and white papers are typical of what I produce. A common factor of my writing is that it is aimed to be technical and instructive. What I do not like writing is sales pitches. I can accept th...
Oct 11, 2019
[From the last episode: We looked at subroutines in computer programs.] We saw a couple weeks ago that some memories are big, but slow (flash memory). Others are fast, but not so big '€“ and they'€™re power-hungry to boot (SRAM). This sets up an interesting problem. When ...