industry news
Subscribe Now

Mentor Graphics Calibre PERC Programmable Electrical Rule Checker Improves Fujitsu Chip Reliability

WILSONVILLE, Ore., January 25, 2011—Mentor Graphics Corporation (NASDAQ: MENT) today announced that Fujitsu Semiconductor Limited is now using the Calibre® PERC product for electrical rules checks that improve the correctness and reliability of its IC designs before committing to manufacturing. The product, which automates electrical checks based on user-defined rules, is designed to address customers’ need to improve reliability by identifying areas of vulnerability to catastrophic electrical failures in ICs during factory test, transport, and field operation. Among the specific checks being performed at Fujitsu Semiconductor are electrostatic discharge (ESD) protection circuit checking, cross-domain and multi-cross-domain protection checking, level shifter checking, and optimal ESD I/O placement checking.

According to Masaru Ito, Director of System LSI Technology & Product Department, Technology Development Division, IP & Technology Development and Manufacturing Unit at Fujitsu Semiconductor Limited, “In the past we have used a combination of visual layout inspection and custom scripts to find issues associated with circuitry to protect against ESD events and to support multiple voltage domains. Of course, this was very time consuming and not very reliable. We found the combination of features in Calibre PERC combined with its extensive programmability allowed us to define and perform all the checks we need to make, and it gives us the flexibility we need to adapt to future requirements. Initially, we are using Calibre PERC for a part of our design technology, and in the future we will expand usage to all IC development in order to improve overall product reliability and verification efficiency.”

“Calibre PERC gives IC designers a new tool to address reliability challenges by assessing critical circuits both geometrically and electrically, while greatly reducing the manual time and effort required for verification,” said Joseph Sawicki, Vice President and General Manager of Mentor’s Design-to-Silicon division. “Its programmability also gives PERC a unique ability to adapt to multi-voltage, mixed-signal environments and continue to grow with customer needs.”

About Calibre PERC

The Calibre PERC product addresses a range of electrical rule checking (ERC) applications with extensive programmability and the unique ability to perform verification based on combined information from the netlist and the layout topology. This enables complex checks such as identifying the omission of required ESD protection on a schematic or netlist. It can also be used to look for errant signal paths and other soft connection errors such as well connection errors, floating devices, nets, or pins, incorrect voltage supply connections, excessive series pass gates, problem level shifter designs, antenna checks, floating wells, minimum “hot” NWELL width, and many others.

About Mentor Graphics

Mentor Graphics Corporation (NASDAQ: MENT) is a world leader in electronic hardware and software design solutions, providing products, consulting services and award-winning support for the world’s most successful electronic, semiconductor and systems companies. Established in 1981, the company reported revenues over the last 12 months of about $850 million. Corporate headquarters are located at 8005 S.W. Boeckman Road, Wilsonville, Oregon 97070-7777. World Wide Web site: http://www.mentor.com/.

Leave a Reply

featured blogs
Oct 13, 2019
In part 3 of this blog series we looked at what typically is the longest stage in designing a PCB Routing and net tuning.  In part 4 we will finish the design process by looking at planes, and some miscellaneous items that may be required in some designs. Planes Figure 8...
Oct 13, 2019
https://youtu.be/8BM28qwHyUk Made at Arm TechCon (camera Randy Smith) Monday: What Is Quantum Supremacy? Tuesday: It's Ada Lovelace Day Today Wednesday: The First Woman to Receive the Kaufman... [[ Click on the title to access the full blog on the Cadence Community site...
Oct 11, 2019
The FPGA (or ACAP) universe gathered at the San Jose Fairmount last week during the Xilinx Developer Forum. Engineers, data scientists, analysts, distributors, alliance partners and more came to learn about the latest hardware, software and system level solutions from Xilinx....
Oct 11, 2019
Have you ever stayed awake at night pondering palindromic digital clock posers?...
Oct 11, 2019
[From the last episode: We looked at subroutines in computer programs.] We saw a couple weeks ago that some memories are big, but slow (flash memory). Others are fast, but not so big '€“ and they'€™re power-hungry to boot (SRAM). This sets up an interesting problem. When ...