EEJournal

industry news
Subscribe Now
January 12, 2011

Jasper Announcing Newest Formal Verification Technology at EDSFair, Yokohama, Jan. 27-28 — Booth 002

MOUNTAIN VIEW, CA–(Marketwire – January 12, 2011) –

WHAT: Jasper Design Automation and its Japanese distributor CyberTec will display Jasper’s latest formal verification technology innovations at this month’s EDSFair. For more information on EDSFair:http://www.edsfair.com/e/.

WHEN: EDSFair takes place Jan. 27-28, 2011

WHERE: EDSFair is held at Pacifico Yokohama Exhibition Hall, Yokohama, Japan. Jasper and CyberTec will be in Booth 002.

WHO: For additional details, or to arrange a product demo, contact CyberTec at edsf2011@cyber-tec.co.jp, or visit their website http://www.cyber-tec.co.jp.

About Jasper Design Automation

Jasper delivers industry-leading EDA software solutions for semiconductor design, verification, and reuse, based on the state-of-the-art formal technology. Customers include worldwide leaders in wireless, consumer, computing, and networking electronics, with over 150 successful chip deployments. Jasper, headquartered in Mountain View, California, is privately held, with offices and distributors in North America, South America, Europe, and Asia. Visit www.jasper-da.com to reduce risks; increase design, verification and reuse productivity; and accelerate time to market.

Leave a Reply

featured blogs
Captivating Component Art
May 2, 2024
I'm envisioning what one of these pieces would look like on the wall of my office. It would look awesome!...
More from Max's Cool Beans...

featured video

Introducing Altera® Agilex 5 FPGAs and SoCs

Sponsored by Intel

Learn about the Altera Agilex 5 FPGA Family for tomorrow’s edge intelligent applications.

To learn more about Agilex 5 visit: Agilex™ 5 FPGA and SoC FPGA Product Overview

featured paper

Altera® FPGAs and SoCs with FPGA AI Suite and OpenVINO™ Toolkit Drive Embedded/Edge AI/Machine Learning Applications

Sponsored by Intel

Describes the emerging use cases of FPGA-based AI inference in edge and custom AI applications, and software and hardware solutions for edge FPGA AI.

Click here to read more

featured chalk talk

PIC® and AVR® Microcontrollers Enable Low-Power Applications
Sponsored by Mouser Electronics and Microchip
In this episode of Chalk Talk, Amelia Dalton and Marc McComb from Microchip explore how Microchip’s PIC® and AVR® MCUs are a game changer when it comes to low power embedded designs. They investigate the benefits that the flexible signal routing, core independent peripherals, and Analog Peripheral Manager (APM) bring to modern embedded designs and how these microcontroller families can help you avoid a variety of pitfalls in your next design.
Click here for more information about Microchip Technology 8-Bit Low-Power PIC® & AVR® Microcontroller Tools
Jan 15, 2024
15,167 views