industry news
Subscribe Now

Cypress Completes High-Density QDRII+ SRAM Portfolio With New 65-nm 36-Mbit and 18-Mbit Devices

San Jose, Calif., December 20, 2010- Cypress Semiconductor Corp. (Nasdaq: CY), the industry leader in SRAMs, today announced newQuad Data Rate™ (QDR™) and Double Data Rate (DDR) SRAMs at 36-Mbit and 18-Mbit densities, the latest members of its 65-nm SRAM family. The new memories complete the industry’s broadest portfolio of 65-nm synchronous SRAMs, which includes densities up to 144Mbit and speeds up to 550 MHz.  Cypress’s patented process technology reduces power consumption up to 50% compared with 90-nm SRAMs, enabling the new wave of “green” networking infrastructure applications.

The new devices are form, fit and function compatible upgrades for the large installed base of 90-nm QDRII/QDRII+ SRAMs (estimated at well over 60 million units), and are fully compliant with the QDR Consortium specifications. This compatibility enables designers of existing products to easily upgrade system performance without requiring board redesign. The 65-nm SRAMs are ideal for networking applications, including core and edge routers, fixed and modular Ethernet switches, 3G basestations, and secure routers. They also enhance the performance of medical imaging and military signal-processing systems. The QDRII+ and DDRII+ devices feature On-Die Termination (ODT), which improves signal integrity, reduces system cost, and saves board space by eliminating external termination resistors.

“As the leader in SRAMs, we aim to provide the broadest portfolio of high-performance SRAM products, giving our customers the ability to offer a wide range of price/performance points in their markets,” said Dave Kranzler, vice president of synchronous SRAM products at Cypress. “Cypress has already shipped over a million 65-nm SRAMs to over 150 customers worldwide, and we have established ourselves as the leader in the high performance SRAM category.”

Cypress’s portfolio of SRAMs includes leaded and lead-free packaging; commercial, industrial and military options; numerous interface configurations; and a wide range of performance options. Cypress also works with customers to develop solutions for specific application requirements.

Availability and Photo

The 36-Mbit CY712xxKV18 and 18-Mbit CY7C11xxKV18 are available in production quantities today from Cypress and its distribution partners.  Each device is available in multiple configurations based on I/O width (x18 or x36), burst length (B4 or B2) and latency (1.5-ns, 2.0-ns or 2.5-ns). A high-resolution photo of the new devices is available at www.cypress.com/go/QDRSRAMphoto.

About Cypress

Cypress delivers high-performance, mixed-signal, programmable solutions that provide customers with rapid time-to-market and exceptional system value. Cypress offerings include the flagship PSoC® programmable system-on-chip families and derivatives such as PowerPSoC® solutions for high-voltage and LED lighting applications, CapSense® touch sensing and TrueTouch™ solutions for touchscreens. Cypress is the world leader in USB controllers, including the high-performance West Bridge® solution that enhances connectivity and performance in multimedia handsets. Cypress is also a leader in high-performance memories and programmable timing devices. Cypress serves numerous markets including consumer, mobile handsets, computation, data communications, automotive, industrial and military. Cypress trades on the Nasdaq Global Select Market under the ticker symbol CY. Visit Cypress online at www.cypress.com.

Leave a Reply

featured blogs
Apr 18, 2024
Are you ready for a revolution in robotic technology (as opposed to a robotic revolution, of course)?...
Apr 18, 2024
Analog Behavioral Modeling involves creating models that mimic a desired external circuit behavior at a block level rather than simply reproducing individual transistor characteristics. One of the significant benefits of using models is that they reduce the simulation time. V...
Apr 16, 2024
Learn what IR Drop is, explore the chip design tools and techniques involved in power network analysis, and see how it accelerates the IC design flow.The post Leveraging Early Power Network Analysis to Accelerate Chip Design appeared first on Chip Design....

featured video

How MediaTek Optimizes SI Design with Cadence Optimality Explorer and Clarity 3D Solver

Sponsored by Cadence Design Systems

In the era of 5G/6G communication, signal integrity (SI) design considerations are important in high-speed interface design. MediaTek’s design process usually relies on human intuition, but with Cadence’s Optimality Intelligent System Explorer and Clarity 3D Solver, they’ve increased design productivity by 75X. The Optimality Explorer’s AI technology not only improves productivity, but also provides helpful insights and answers.

Learn how MediaTek uses Cadence tools in SI design

featured chalk talk

Achieving High Power Density with IGBT and SiC Power Modules
Sponsored by Mouser Electronics and Infineon
Recent trends in the inverter market have made high power density, scalability, and ease of assembly more important than ever before. In this episode of Chalk Talk, Amelia Dalton and Abraham Markose from Infineon examine how Easy & Econo power modules from Infineon can help solve common inverter design requirements. They explore the benefits and construction of these modules and how you can take advantage of them in your next design.
May 19, 2023
36,785 views