industry news
Subscribe Now

Tabula’s CTO Steve Teig to Speak During DAC Luncheon Hosted by IEEE’s Council on EDA

NEW YORK –– May 25, 2010 –– Steve Teig, president and chief technology officer (CTO) of Tabula, will describe an approach to move beyond von Neumann computing during a luncheon hosted by the IEEE Council on Electronic Design Automation (CEDA) at the 47th Design Automation Conference (DAC). 

The lunch, open to all DAC attendees on a first-come, first-served basis, will be held Tuesday, June 15, from noon-2 p.m. in Room #303 at the Anaheim Convention Center in Anaheim, Calif. 

In his talk, Teig, inventor of Tabula’s Spacetime 3-Dimensional Programmable Logic Architecture, will describe a simultaneous approach to design of architecture, hardware and software.  He will explain how he sees them as aspects of a cohesive whole, similar to the way John von Neumann, inventor of the von Neumann architecture, and Alan Turing, developer of the Turing machine, did.  Teig will illustrate why he believes that a new approach to architectural design will maximize the opportunities to go beyond von Neumann computing.

Prior to co-founding Tabula, a fabless semiconductor company that has developed a new category of 3-D Programmable Logic Devices (3PLDs), Teig was co-CTO of Cadence Design Systems, joining Cadence through its acquisition of Simplex Solutions, where he was CTO.  He co-founded two successful biotechnology companies –– CombiChem and BioCAD –– as well as an EDA company, Tangent Systems.  Teig holds more than 220 patents.

Birds of a Feather Session

CEDA will host a Birds of a Feather session during DAC on social media moderated by Shishpal Rawat, CEDA’s vice president of technical activities and director of Business Enabling Programs and EDA Investments for Intel Corp.  It will be held Tuesday, June 15, from 6:30-8 p.m. in Room 209 in the Anaheim Convention Center.  The discussion will focus on trends in social media and on ways to better utilize social media channels to reach a wider EDA audience.  Rawat will attempt to determine which mechanisms are used by the EDA community and how to reach them.

For more details, visit the CEDA website located at: www.c-eda.org.

About the IEEE Council on EDA

The IEEE Council on Electronic Design Automation (CEDA) provides a focal point for EDA activities spread across six IEEE societies (Antennas and Propagation; Circuits and Systems; Computer; Electron Devices; Microwave Theory and Techniques; and Solid State Circuits).  It sponsors more than 12 conferences, including the Design Automation Conference (DAC), International Conference in CAD (ICCAD) and Design Automation and Test in Europe (DATE).  CEDA publishes IEEE Transactions on CAD and the IEEE Embedded Systems Letters.  CEDA is increasingly involved in recognizing its leaders via the A. Richard Newton Award, Early Career Award and Phil Kaufmann Award.  CEDA welcomes volunteers and local chapters.  For more details, visit: www.c-eda.org.

Leave a Reply

featured blogs
Apr 25, 2024
Structures in Allegro X layout editors let you create reusable building blocks for your PCBs, saving you time and ensuring consistency. What are Structures? Structures are pre-defined groups of design objects, such as vias, connecting lines (clines), and shapes. You can combi...
Apr 25, 2024
See how the UCIe protocol creates multi-die chips by connecting chiplets from different vendors and nodes, and learn about the role of IP and specifications.The post Want to Mix and Match Dies in a Single Package? UCIe Can Get You There appeared first on Chip Design....
Apr 18, 2024
Are you ready for a revolution in robotic technology (as opposed to a robotic revolution, of course)?...

featured video

How MediaTek Optimizes SI Design with Cadence Optimality Explorer and Clarity 3D Solver

Sponsored by Cadence Design Systems

In the era of 5G/6G communication, signal integrity (SI) design considerations are important in high-speed interface design. MediaTek’s design process usually relies on human intuition, but with Cadence’s Optimality Intelligent System Explorer and Clarity 3D Solver, they’ve increased design productivity by 75X. The Optimality Explorer’s AI technology not only improves productivity, but also provides helpful insights and answers.

Learn how MediaTek uses Cadence tools in SI design

featured paper

Designing Robust 5G Power Amplifiers for the Real World

Sponsored by Keysight

Simulating 5G power amplifier (PA) designs at the component and system levels with authentic modulation and high-fidelity behavioral models increases predictability, lowers risk, and shrinks schedules. Simulation software enables multi-technology layout and multi-domain analysis, evaluating the impacts of 5G PA design choices while delivering accurate results in a single virtual workspace. This application note delves into how authentic modulation enhances predictability and performance in 5G millimeter-wave systems.

Download now to revolutionize your design process.

featured chalk talk

OPTIGA™ TPM SLB 9672 and SLB 9673 RPI Evaluation Boards
Sponsored by Mouser Electronics and Infineon
Security is a critical design concern for most electronic designs today, but finding the right security solution for your next design can be a complicated and time-consuming process. In this episode of Chalk Talk, Amelia Dalton and Andreas Fuchs from Infineon investigate how Infineon’s OPTIGA trusted platform module can not only help solve your security design concerns but also speed up your design process as well.
Jun 26, 2023
34,557 views