industry news
Subscribe Now

EdXact to Enhance Interactive Debugging Capabilities, Hierarchical File Handling and Improved Selectivity Features to Its Post-Layout Analysis Tools at 47th DAC

Who/What

EdXactpost-layout verification specialist will showcase the latest tool enhancements of its parasitics reduction and analysis tools. Among the highlights of the tool releases 5.0 of Jivaro and 3.2 of Comanche are hierarchical file handling, additional features to drive the selectivity options and integrations into different graphical user interfaces in order to facilitate interactive network debugging facilities.

Jivaro 5.0

Version 5.0 of edXact ‘s netlist reduction tool features the ability to group parasitics by property in order to remodel them selectively. The feature is useful for all downstream tools requiring preservation of structure and details on interconnections. Current customers used this feature for the analysis of voltage drop, electromigration, electrostatic discharge and other simulations. Version 5.0 also features major enhancements on EdXact’s PathFinder algorithm, an important selectivity feature to accelerate simulation time.

Jivaro is a netlist reduction software platform that enables designers to remodel back annotated design data in a way that allows to substantially speeding up post-layout simulations suffering from an accrued amount of parasitics. The software is compatible with all extraction and simulation tools available today.

Comanche 3.2

Major innovation of Comanche, a parasitics analysis tool, is the possibility to interactively debug parasitics related problems based on a graphical layout view in Cadence’s Virtuoso design environment, or in SpringSoft’s Laker design environment. Comanche 3.2 benefits also from a new toolbox which generates helpful statistics on a net-per-net basis and allows to compare two different extracted netlists.

Comanche, dedicated to problems related to interconnect has been boosted by an order of magnitude for very large nets. The tool reads netlists in standard formats (DSPF, SPEF) and analyzes extremely quickly and accurately parasitic networks. A typical application of Comanche is the determination of the compliance with ESD design rules. Comanche can be run in batch mode for large post-layout verification runs. It can also be used in interactive mode. For interactive mode, tight integrations into major design environments have been developed.

When/Where:

Product Demonstrations

0900-1800             Monday            June 14

0900–1800            Tuesday            June 15

0900-1800             Wednesday       June 16

European EDAVillage : booth # 1170

Information and Registration

To schedule a meeting with EdXact, please email sales@edxact.com or call +33 476 668 980.

For more information about EdXact, please visit http://www.edxact.com.

About EdXact

EdXact SA focuses on electronic design tools aimed at physical verification tasks.

EdXact’s innovative model order reduction technology helps accelerate extensive backend verifications in complex IC design cycles. Founded in 2004, EdXact is headquartered in Grenoble area, France, with sales and technical support offices in Japan, Korea, Taiwan and India.

For more information: www. edxact.com

Leave a Reply

featured blogs
Apr 18, 2024
Analog Behavioral Modeling involves creating models that mimic a desired external circuit behavior at a block level rather than simply reproducing individual transistor characteristics. One of the significant benefits of using models is that they reduce the simulation time. V...
Apr 16, 2024
Learn what IR Drop is, explore the chip design tools and techniques involved in power network analysis, and see how it accelerates the IC design flow.The post Leveraging Early Power Network Analysis to Accelerate Chip Design appeared first on Chip Design....
Mar 30, 2024
Join me on a brief stream-of-consciousness tour to see what it's like to live inside (what I laughingly call) my mind...

featured video

MaxLinear Integrates Analog & Digital Design in One Chip with Cadence 3D Solvers

Sponsored by Cadence Design Systems

MaxLinear has the unique capability of integrating analog and digital design on the same chip. Because of this, the team developed some interesting technology in the communication space. In the optical infrastructure domain, they created the first fully integrated 5nm CMOS PAM4 DSP. All their products solve critical communication and high-frequency analysis challenges.

Learn more about how MaxLinear is using Cadence’s Clarity 3D Solver and EMX Planar 3D Solver in their design process.

featured chalk talk

PolarFire® SoC FPGAs: Integrate Linux® in Your Edge Nodes
Sponsored by Mouser Electronics and Microchip
In this episode of Chalk Talk, Amelia Dalton and Diptesh Nandi from Microchip examine the benefits of PolarFire SoC FPGAs for edge computing applications. They explore how the RISC-V-based Architecture, asymmetrical multi-processing, and Linux-based reference solutions make these SoC FPGAs a game changer for edge computing applications.
Feb 6, 2024
9,778 views