industry news
Subscribe Now

eASIC eTools 8.1 Design Suite Reduces Design Time by 40%

SANTA CLARA, CA, –  May 5, 2010 – eASIC Corporation, a provider of NEW ASIC devices, today announced the immediate availability of its eTools 8.1 Design Suite for implementing 45nm Nextreme-2 designs. The eTools 8.1 tool suite delivers a robust ASIC grade design flow with the simplicity and ease of design that is normally associated with FPGA design tools. New features and enhancements in eTools 8.1 enable designers to reduce overall design time by up to 40% while increasing design performance by up to 30% compared to the previous eTools 8.0 suite. 

New features and utilities within eTools 8.1 focus on reducing design conversion and implementation time, while enhancing the overall quality of results. The rich tool suite now includes a complete floorplanner with interactive regioning capability, and a powerful new detailed placer based on a set of new advanced proprietary algorithms that are optimized for eASIC’s single via customization logic architecture. Both utilities also combine to facilitate rapid timing closure on complex NEW ASIC designs. eTools 8.1 also includes unique capabilities that enable rapid RTL design conversion from traditional design platforms such as FPGA and ASIC.  

“An increasing number of FPGA designers are using our technology to reduce the cost and power of their designs, but they want design time to be quick once they have finalized their FPGA design. With eTools 8.1 we focused on speeding up the key steps in the design process. Initial feedback indicates that we have made significant strides to help designers quickly convert and implement their designs onto Nextreme-2 and achieve their desired performance”, said Dr. Ranko Scepanovic, Senior Vice President, Software and Advanced Technology at eASIC Corporation. 

Unlike traditional standard cell ASIC flows, the eTools 8.1 design flow enables designers to focus their efforts on achieving the desired functionality and timing of their design, and not on arduous complex tasks such as power mesh design, signal integrity, test insertion, DFM (design for manufacture) and clock insertion encountered in ASIC design process. As a result, designers are able to rapidly progress from their initial RTL to a netlist-level, or placed-gates handoff to eASIC. Designers have the option of performing synthesis using industry standard logic synthesis tools.   

FPGA and ASIC designers can try a free 30-day evaluation of eTools 8.1 and Magma logic synthesis software by visiting www.easic.com/etools. 

About eASIC 

eASIC is a fabless semiconductor company offering breakthrough NEW ASIC devices aimed at dramatically reducing the overall cost and time-to-production of customized semiconductor devices. Low-cost, high-performance and fast-turn ASIC and System-on-Chip designs are enabled through patented technology utilizing Via-layer customizable routing. This innovative fabric allows eASIC to offer a new generation of ASICs with significantly lower up-front costs than traditional ASICs.

Privately held eASIC Corporation is headquartered in Santa Clara, California. Investors include Khosla Ventures, Kleiner Perkins Caufield and Byers (KPCB), Crescendo Ventures, Advanced Equities Incorporated and Evergreen Partners. For more information on eASIC please visit www.eASIC.com

Leave a Reply

featured blogs
Oct 15, 2021
We will not let today's gray and wet weather in Fort Worth (home of Cadence's Pointwise team) put a damper on the week's CFD news which contains something from the highbrow to the... [[ Click on the title to access the full blog on the Cadence Community site. ...
Oct 13, 2021
How many times do you search the internet each day to track down for a nugget of knowhow or tidbit of trivia? Can you imagine a future without access to knowledge?...
Oct 13, 2021
High-Bandwidth Memory (HBM) interfaces prevent bottlenecks in online games, AI applications, and more; we explore design challenges and IP solutions for HBM3. The post HBM3 Will Feed the Growing Need for Speed appeared first on From Silicon To Software....
Oct 4, 2021
The latest version of Intel® Quartus® Prime software version 21.3 has been released. It introduces many new intuitive features and improvements that make it easier to design with Intel® FPGAs, including the new Intel® Agilex'„¢ FPGAs. These new features and improvements...

featured video

Simplify building automation designs with MSP430

Sponsored by Texas Instruments

Smart building automation requires simple, flexible designs. With integrated, high-performance signal chain, MSP430 MCUs can enable high-accuracy motion detection, sensing and motor control to take performance and efficiency to the next level.

Click here for more information

featured paper

3 ways to speed cycle time when designing with brushless-DC motors

Sponsored by Texas Instruments

Designing systems with BLDC motors can be challenging, because it usually requires complex hardware and optimized software designs to deliver reliable real-time control. This article discusses three methods for simplifying the process.

Click to read more

featured chalk talk

IsoMOV

Sponsored by Mouser Electronics and Bourns

Today, your circuit protection device needs to be versatile, handling a wide range of conditions with long-life low capacitance, low leakage, and state-of-the-art energy handling density. In this episode of Chalk Talk, Amelia Dalton chats with Paul Smith from Bourns about IsoMOV - a new integrated circuit protection that brings together the most important circuit protection capabilities in one efficient package.

Click here for more information about Bourns IsoMOV™ Series Hybrid Protection Component