industry news
Subscribe Now

CAST Offers the First 12-bit JPEG Extended Sequential, DICOM-Compatible IP Core

WOODCLIFF LAKE, N.J., April 13 — Semiconductor intellectual property (IP) provider CAST, Inc. now offers the only encoder core that supports both the Baseline (8-bit) and Extended Sequential (12-bit) modes of the JPEG image compression standard.

This plus a fast, compact design make the new JPEG-E-X IP core one of the best available lossy compression encoders for medical imaging, reconnaissance, and other applications where exceptional image detail is required.

JPEG-E-X Baseline/Extended Sequential JPEG Encoder Core
http://www.cast-inc.com/ip-cores/images/jpeg-e-x/index.html

The 12-bit pixel depth of the ISO/IEC 10918-1 JPEG standard’s Extended Sequential process enables lossy compression of images with more detail than possible with conventional, Baseline 8-bit JPEG. Grayscale images with 12 bits of data per pixel are often used for medical images, and the new encoder core conforms to DICOM, the Digital Imaging and Communications in Medicine standard.

In addition to compressing images with from 8 to 12 bits per color sample, the encoder core can also compress non-standard motion JPEG streams. An optional bit-rate control block makes the encoder suitable for applications with restricted bandwidth requirements.

Smart design makes the core versatile and competitive even against 8-bit only encoders. For example, it can process 450 MSamples/sec with only 69K gates in a typical ASIC 0.09 micron process, or 280 MSamples/sec in high-end FPGA devices, or even 30 frames per second of 16:9 HDTV 1080p video in low-end FPGAs.

CAST’s partner Alma Technologies S.A. developed and owns the JPEG-E-X core, and works closely with CAST customers to ensure their success.

The core joins the broadest range of image and video compression IP cores available from any IP vendor, including JPEG, JPEG for Scalado SpeedView®, JPEG 2000, JPEG-LS, Lossless JPEG, H.264 video compression, and other functions (see http://www.cast-inc.com/ip-cores/images).

To learn more, visit:

Leave a Reply

featured blogs
Oct 15, 2021
We will not let today's gray and wet weather in Fort Worth (home of Cadence's Pointwise team) put a damper on the week's CFD news which contains something from the highbrow to the... [[ Click on the title to access the full blog on the Cadence Community site. ...
Oct 13, 2021
How many times do you search the internet each day to track down for a nugget of knowhow or tidbit of trivia? Can you imagine a future without access to knowledge?...
Oct 13, 2021
High-Bandwidth Memory (HBM) interfaces prevent bottlenecks in online games, AI applications, and more; we explore design challenges and IP solutions for HBM3. The post HBM3 Will Feed the Growing Need for Speed appeared first on From Silicon To Software....
Oct 4, 2021
The latest version of Intel® Quartus® Prime software version 21.3 has been released. It introduces many new intuitive features and improvements that make it easier to design with Intel® FPGAs, including the new Intel® Agilex'„¢ FPGAs. These new features and improvements...

featured video

Silicon Lifecycle Management Paradigm Shift

Sponsored by Synopsys

An end-to-end platform solution, Silicon Lifecycle Management leverages existing, mature, world-class technologies within Synopsys. This exciting new concept will revolutionize the semiconductor industry and how we manage silicon design. For the first time, designers can look inside silicon chip devices from the moment the design is created to the point at which they end their life.

Click here to learn more about Silicon Lifecycle Management

featured paper

Meet the risk-buster: How functional safety helps keep you safe

Sponsored by Texas Instruments

Whether it’s preventing systematic failures or anticipating and mitigating future risk, learn how functional safety works behind the scenes to help keep you and your electronics safe in Texas Instrument's latest company blog post.

Click to read more

featured chalk talk

Silicon Lifecycle Management (SLM)

Sponsored by Synopsys

Wouldn’t it be great if we could keep on analyzing our IC designs once they are in the field? After all, simulation and lab measurements can never tell the whole story of how devices will behave in real-world use. In this episode of Chalk Talk, Amelia Dalton chats with Randy Fish of Synopsys about gaining better insight into IC designs through the use of embedded monitors and sensors, and how we can enable a range of new optimizations throughout the lifecycle of our designs.

Click here for more information about Silicon Lifecycle Management Platform