industry news
Subscribe Now

Synopsys Galaxy Custom Designer Accelerates Analog/Mixed-Signal Engineering Productivity with Built-in DRC Visualization and Correction

MOUNTAIN VIEW, Calif., March 9, 2010 – Synopsys, Inc. (Nasdaq: SNPS), a world leader in software and IP for semiconductor design, verification and manufacturing, today announced that it has enhanced its Galaxy Custom Designer(TM) solution with the addition of SmartDRD, an innovative design-rules-driven technology. SmartDRD technology enables layout engineers to more quickly achieve design-rule-check (DRC) clean designs with significantly reduced effort for analogue and custom designs. SmartDRD automates many DRC repair tasks, reducing hours of manual effort to mere seconds.

Driven by the need to manage increasing design complexity and ever-growing design rule counts and their interrelationships, SmartDRD was architected to reduce a substantial bottleneck in layout implementation. Until now, layout engineers have had to remember and accommodate all design rules without negatively impacting schedules. The powerful SmartDRD technology is designed to assist layout engineers during manual placement and routing by automatically bringing an edited design into rule compliance.

“DRC correction in custom layout is a difficult and time-consuming activity, and we often have to go through multiple iterations to fix all errors,” said Ebi Abedifard, vice president of engineering at Avalanche Technology. “Bringing automation to this task will help increase engineering productivity and eliminate a tedious step in getting the layout finalised.”

Custom Designer SmartDRD technology helps engineers achieve faster final physical verification and quicker time-to-tapeout. It includes:

  • DRDAutoFix – Designed to automatically correct DRC violations. Developed around an interactive and incremental use model, DRDAutoFix allows the layout engineer to specify an area of a design for repair. DRDAutoFix automatically modifies that area of the design while keeping track of the design rules and their interrelationships to bring the design into rule compliance.
  • DRDVisual – Designed to graphically show correct DRC spacing for wires and objects in real-time. Driven from the design rules in the OpenAccess technology file, DRDVisual provides dynamic highlighting that guides the engineer towards correct manual placement.

“Our new SmartDRD technology brings automation to an area of custom layout that until now has been primarily handled using painstakingly manual methods,” said Farhad Hayat, senior director of marketing for Synopsys’ Analog and Mixed-Signal Group. “By taking advantage of SmartDRD technology, layout engineers can identify and fix DRC violations in just seconds, significantly increasing their productivity without compromising quality of results.”

DRDAutoFix and DRDVisual are available now in the 2009.12 release of Custom Designer. To see SmartDRD in action, attend the “Custom Designer: Advances in Custom Layout Automation with SmartDRD” webinar premiering on March 23, 2010. The webinar will continue to be available online after the premiere for convenient viewing at any time.

About Synopsys

Synopsys, Inc. (Nasdaq: SNPS) is a world leader in electronic design automation (EDA), supplying the global electronics market with the software, intellectual property (IP) and services used in semiconductor design, verification and manufacturing. Synopsys’ comprehensive, integrated portfolio of implementation, verification, IP, manufacturing and field-programmable gate array (FPGA) solutions helps address the key challenges designers and manufacturers face today, such as power and yield management, software-to-silicon verification and time-to-results. These technology-leading solutions help give Synopsys customers a competitive edge in bringing the best products to market quickly while reducing costs and schedule risk. Synopsys is headquartered in Mountain View, California, and has more than 65 offices located throughout North America, Europe, Japan, Asia and India. Visit Synopsys online athttp://www.synopsys.com.

Leave a Reply

featured blogs
Apr 19, 2024
In today's rapidly evolving digital landscape, staying at the cutting edge is crucial to success. For MaxLinear, bridging the gap between firmware and hardware development has been pivotal. All of the company's products solve critical communication and high-frequency analysis...
Apr 18, 2024
Are you ready for a revolution in robotic technology (as opposed to a robotic revolution, of course)?...
Apr 18, 2024
See how Cisco accelerates library characterization and chip design with our cloud EDA tools, scaling access to SoC validation solutions and compute services.The post Cisco Accelerates Project Schedule by 66% Using Synopsys Cloud appeared first on Chip Design....

featured video

How MediaTek Optimizes SI Design with Cadence Optimality Explorer and Clarity 3D Solver

Sponsored by Cadence Design Systems

In the era of 5G/6G communication, signal integrity (SI) design considerations are important in high-speed interface design. MediaTek’s design process usually relies on human intuition, but with Cadence’s Optimality Intelligent System Explorer and Clarity 3D Solver, they’ve increased design productivity by 75X. The Optimality Explorer’s AI technology not only improves productivity, but also provides helpful insights and answers.

Learn how MediaTek uses Cadence tools in SI design

featured chalk talk

Medical Grade Power
Sponsored by Mouser Electronics and RECOM
In this episode of Chalk Talk, Amelia Dalton and Louis Bouche from RECOM explore the various design requirements for medical grade power supplies. They also examine the role that isolation and leakage current play in this arena and the solutions that RECOM offers in terms of medical grade power supplies.
Nov 9, 2023
20,973 views