industry news
Subscribe Now

Agilent Technologies presents at 2010 International CES®

What: Perry Keller, Program Manager, Digital Applications and Standards and Memory Program Manager at Agilent presents “Managing Signal Integrity in High Speed Flash Designs”, as part of JEDEC’s Partner Program with CES, called “Storage Solutions: Flash Memory in Consumer Products”.

Understanding and managing signal integrity is increasingly important for next generation designs. In his presentation, Perry discusses Signal Integrity and when it becomes important, the impact on the design how to manage it. Signal Integrity test challenges are covered such as data rates increase so do distortions in digital signals that lead to data transfer failures.

Agilent’s solutions for digital applications are driven and supported by Agilent experts who are involved in various international standard committees. We call it the Agilent Digital Test Standards Program. Our experts are active in the JEDEC, PCI Special Interest Group (PCI-SIG(r)), Video Electronics Standards Association (VESA), Serial ATA International Organization (SATA-IO), USB-Implementers Forum (USB-IF), Mobile Industry Processor Interface (MIPI) Alliance, Ethernet standards (IEEE 802.3), Optical Internetworking Forum (OIF), and many others. Our involvement in these standards groups and their related workshops, plugfests, and seminars enables Agilent to bring the right solutions to the market when our customers need them. “PCI-SIG” is a registered trademark of PCI-SIG.

When:   2010 International CES, Las Vegas, January 7-10, 2010
The presentation takes place on January 8, 2010, 10:30 -11:00 am, Las Vegas Hilton, Rooms 8-9.

Where:  For further details and registration:  http://www.cesweb.org/sessions/search/results.asp?categoryID=1877

Additional information:   www.agilent.com/find/si

Leave a Reply

featured blogs
May 8, 2024
Learn how artificial intelligence of things (AIoT) applications at the edge rely on TSMC's N12e manufacturing processes and specialized semiconductor IP.The post How Synopsys IP and TSMC’s N12e Process are Driving AIoT appeared first on Chip Design....
May 2, 2024
I'm envisioning what one of these pieces would look like on the wall of my office. It would look awesome!...

featured video

Introducing Altera® Agilex 5 FPGAs and SoCs

Sponsored by Intel

Learn about the Altera Agilex 5 FPGA Family for tomorrow’s edge intelligent applications.

To learn more about Agilex 5 visit: Agilex™ 5 FPGA and SoC FPGA Product Overview

featured paper

Achieve Greater Design Flexibility and Reduce Costs with Chiplets

Sponsored by Keysight

Chiplets are a new way to build a system-on-chips (SoCs) to improve yields and reduce costs. It partitions the chip into discrete elements and connects them with a standardized interface, enabling designers to meet performance, efficiency, power, size, and cost challenges in the 5 / 6G, artificial intelligence (AI), and virtual reality (VR) era. This white paper will discuss the shift to chiplet adoption and Keysight EDA's implementation of the communication standard (UCIe) into the Keysight Advanced Design System (ADS).

Dive into the technical details – download now.

featured chalk talk

Exploring the Potential of 5G in Both Public and Private Networks – Advantech and Mouser
Sponsored by Mouser Electronics and Advantech
In this episode of Chalk Talk, Amelia Dalton and Andrew Chen from Advantech investigate how we can revolutionize connectivity with 5G in public and private networks. They explore the role that 5G plays in autonomous vehicles, smart traffic systems, and public safety infrastructure and the solutions that Advantech offers in this arena.
Apr 1, 2024
6,600 views