industry news
Subscribe Now

Juniper Chooses Synopsys as Its Primary EDA Partner

MOUNTAIN VIEW, Calif., Oct. 30 /PRNewswire-FirstCall/ — Synopsys, Inc. (NASDAQ:SNPS) , a world leader in software and IP for semiconductor design, verification and manufacturing, today announced that Juniper Networks has signed a multi-year business agreement establishing Synopsys as its primary EDA partner. Under the new agreement, Juniper will use Synopsys’ Galaxy(TM) Implementation and Discovery(TM) Verification Platforms to meet their expanding chip development needs.

“Synopsys has played a key role in helping us execute on our broad open foundry strategy, including the successful migration of some of our leading designs to advanced process nodes,” said R.K. Anand, executive vice president of Foundation Technologies at Juniper Networks. “Most recently, with the help of tools from Synopsys we were able to design and bring to market our latest Junos® Trio chipset that enables the delivery of Juniper’s MX-3D platforms. By deepening our collaboration with Synopsys, we can continue to deliver on the promise of a connected world through leadership in both silicon design and high performance network architecture.”

This latest agreement between the two companies expands Juniper’s use of Synopsys’ extensive portfolio of products and consulting services. These products include the Synopsys Galaxy(TM) Implementation Platform’s IC Compiler place-and-route technology, Design Compiler® Ultra synthesis, Formality® power-aware equivalence checking, DFT Compiler, PrimeTime® SI signal integrity analysis, and StarRC(TM) parasitic extraction; the Discovery(TM) Verification Platform’s VCS® and HSPICE® simulators for functional and analog mixed signal (AMS) verification; and DesignWare® IP.

“Technology leaders like Juniper Networks achieve success through innovation in both silicon and system design, and therefore strategically align with partners who share the same passion and commitment to developing breakthrough technology,” said Aart de Geus, chairman and CEO of Synopsys. “Synopsys greatly values the relationship we have built with Juniper over the years and through multiple program successes, and we look forward to serving their advancing technology needs as they strive to keep pace with the rapid and global evolution in network infrastructure.”

About Synopsys
Synopsys, Inc. (NASDAQ:SNPS) is a world leader in electronic design automation (EDA), supplying the global electronics market with the software, intellectual property (IP) and services used in semiconductor design, verification and manufacturing. Synopsys’ comprehensive, integrated portfolio of implementation, verification, IP, manufacturing and field-programmable gate array (FPGA) solutions helps address the key challenges designers and manufacturers face today, such as power and yield management, software-to-silicon verification and time-to-results. These technology-leading solutions help give Synopsys customers a competitive edge in bringing the best products to market quickly while reducing costs and schedule risk. Synopsys is headquartered in Mountain View, California, and has more than 65 offices located throughout North America, Europe, Japan, Asia and India. Visit Synopsys online at http://www.synopsys.com/.

Leave a Reply

featured blogs
Oct 3, 2024
Someone with too much time on his hands managed to get Linux to boot on an Intel 4004 in only 4.76 days...

featured paper

A game-changer for IP designers: design-stage verification

Sponsored by Siemens Digital Industries Software

In this new technical paper, you’ll gain valuable insights into how, by moving physical verification earlier in the IP design flow, you can locate and correct design errors sooner, reducing costs and getting complex designs to market faster. Dive into the challenges of hard, soft and custom IP creation, and learn how to run targeted, real-time or on-demand physical verification with precision, earlier in the layout process.

Read more

featured chalk talk

Shift Left Block/Chip Design with Calibre
In this episode of Chalk Talk, Amelia Dalton and David Abercrombie from Siemens EDA explore the multitude of benefits that shifting left with Calibre can bring to chip and block design. They investigate how Calibre can impact DRC verification, early design error debug, and optimize the configuration and management of multiple jobs for run time improvement.
Jun 18, 2024
24,135 views