industry news
Subscribe Now

EVE to Exhibit at GSA Emerging Opportunities Expo & Conference

GSA Emerging Opportunities Expo & Conference 2009
SAN JOSE, Calif.–(BUSINESS WIRE)–EVE, the leader in hardware/software co-verification, will exhibit at the Global Semiconductor Alliance (GSA) Emerging Opportunities Expo & Conference in Booth #314 tomorrow, October 1, at the Santa Clara Convention Center in Santa Clara, Calif.

The event will provide an opportunity for the semiconductor industry to view EVE’s ZeBu-Server, a scalable and affordable emulation system capable of emulating a single design at a speed up to 30 megahertz (MHz). EVE will demonstrate ZeBu-Server’s ability to handle up to one-billion application specific integrated circuit (ASIC) gates.

Now in its 16th year, the conference will include seven keynote presentations addressing emerging opportunities changing the landscape of the semiconductor supply chain including energy harvesting, medical applications, 3G wireless gaming, home networks and smart grids.

To learn more about EVE, visit www.eve-team.com.

For additional information on the GSA Emerging Opportunities Expo & Conference, go to: http://www.gsaglobal.org/expo/2009/index.aspx.

About EVE

EVE is the worldwide leader in hardware/software co-verification solutions, including hardware description language (HDL) acceleration and extremely fast emulation, with installations at nine of the top 10 semiconductor companies. EVE products significantly shorten the overall verification cycle of complex integrated circuits and electronic systems designs. Its products also work in conjunction with popular Verilog, SystemVerilog, and VHDL-based software simulators from Synopsys, Cadence Design Systems and Mentor Graphics. Its United States headquarters are in San Jose, Calif. Telephone: (408) 457-3200. Facsimile: (408) 457-3299. Corporate headquarters are in Palaiseau, France. Telephone: (33) 1 64.53.27.30. Fax: (33) 1 64.53.27.40. Email: info@eve-team.com. Website: www.eve-team.com.

Leave a Reply

Virage Logic Expands SiPro™ Product Portfolio with New Production-Proven Advanced Interface IP Offerings

Leave a Reply

featured blogs
Sep 11, 2024
In which we cogitate, ruminate, and pontificate on the things you can do to further your goal of landing (and keeping) a job in engineering...

featured paper

A game-changer for IP designers: design-stage verification

Sponsored by Siemens Digital Industries Software

In this new technical paper, you’ll gain valuable insights into how, by moving physical verification earlier in the IP design flow, you can locate and correct design errors sooner, reducing costs and getting complex designs to market faster. Dive into the challenges of hard, soft and custom IP creation, and learn how to run targeted, real-time or on-demand physical verification with precision, earlier in the layout process.

Read more

featured chalk talk

Shift Left Block/Chip Design with Calibre
In this episode of Chalk Talk, Amelia Dalton and David Abercrombie from Siemens EDA explore the multitude of benefits that shifting left with Calibre can bring to chip and block design. They investigate how Calibre can impact DRC verification, early design error debug, and optimize the configuration and management of multiple jobs for run time improvement.
Jun 18, 2024
17,042 views