EEJournal

fresh bytes
Subscribe Now
May 11, 2017

The world’s smallest Rubik’s cube

by Larra Morris

After previously building the world’s largest Rubik’s cube, puzzle maker Tony Fisher has turned around and built the world’s smallest Rubik’s cube, measuring a scant 5.6mm square, or roughly the length of your ex-boyfriend’s penis. His brain was not much larger. This particular nano-cube has to be solved with a pair of tweezers, or a highly trained gerbil.

Continue reading at Geekologie

Leave a Reply

featured blogs
Integration and Verification of PCIe Gen4 Root Complex IP into an Arm-Based Server SoC Application
Aug 16, 2018
Learn about the challenges and solutions for integrating and verification PCIe(r) Gen4 into an Arm-Based Server SoC. Listen to this relatively short webinar by Arm and Cadence, as they describe the collaboration and results, including methodology and technology for speeding i...
More from Cadence...
This is a Story About Tape-Out Day
Aug 16, 2018
All of the little details were squared up when the check-plots came out for "final" review. Those same preliminary files were shared with the fab and assembly units and, of course, the vendors have c...
More from EMA Design Automation...
Interconnects For VITA 57.4 FMC+ Standard
Aug 15, 2018
VITA 57.4 FMC+ Standard As an ANSI/VITA member, Samtec supports the release of the new ANSI/VITA 57.4-2018 FPGA Mezzanine Card Plus Standard. VITA 57.4, also referred to as FMC+, expands upon the I/O capabilities defined in ANSI/VITA 57.1 FMC by adding two new connectors that...
More from Samtec, Inc....
Why are the IEEE President and President-Elect speaking in Ft. Collins? Because…
Aug 14, 2018
I worked at HP in Ft. Collins, Colorado back in the 1970s. It was a heady experience. We were designing and building early, pre-PC desktop computers and we owned the market back then. The division I worked for eventually migrated to 32-bit workstations, chased from the deskto...
More from EE Journal Editors Blog...
Configuring Your Speedcore eFPGA, Part 2: Configuration Time
Jul 30, 2018
As discussed in part 1 of this blog post, each instance of an Achronix Speedcore eFPGA in your ASIC or SoC design must be configured after the system powers up because Speedcore eFPGAs employ nonvolatile SRAM technology to store its configuration bits. The time required to pr...
More from Achronix...