fresh bytes
Subscribe Now

RIP Asimo, Honda’s Walking Robotic Ad

Honda has announced that it will cease development of Asimo, the super cute humanoid that tours the world in the name of stunt marketing. Asimo was 18 years old. Asimo, once heralded as the future of robotics, was not even old enough to buy a beer. But it was always happy to help sell you a Honda automobile.

Don’t get me wrong: Asimo is awesome. The bubble-headed droid has been around as long as the 21st century, and it always felt like a glimpse of the future, when robot assistants would walk to the kitchen and make us cheeseburgers. Sadly, this is a future that will likely never materialize the way that your young mind may have imagined it at the turn of the century. Because Honda, primarily a car and motorcycle company, was never really interested in making Asimo available to the public. Asimo was always a marketing stunt. Honda’s logo was emblazoned across Asimo’s chest and shoulders, like some something out of a NASCAR race. Read more at Gizmodo.

Leave a Reply

featured blogs
Dec 2, 2024
The Wi-SUN Smart City Living Lab Challenge names the winners with Farmer's Voice, a voice command app for agriculture use, taking first place. Read the blog....
Nov 22, 2024
I just saw a video on YouTube'”it's a few very funny minutes from a show by an engineer who transitioned into being a comedian...

featured video

Introducing FPGAi – Innovations Unlocked by AI-enabled FPGAs

Sponsored by Intel

Altera Innovators Day presentation by Ilya Ganusov showing the advantages of FPGAs for implementing AI-based Systems. See additional videos on AI and other Altera Innovators Day in Altera’s YouTube channel playlists.

Learn more about FPGAs for Artificial Intelligence here

featured paper

Quantized Neural Networks for FPGA Inference

Sponsored by Intel

Implementing a low precision network in FPGA hardware for efficient inferencing provides numerous advantages when it comes to meeting demanding specifications. The increased flexibility allows optimization of throughput, overall power consumption, resource usage, device size, TOPs/watt, and deterministic latency. These are important benefits where scaling and efficiency are inherent requirements of the application.

Click to read more

featured chalk talk

Vector Funnel Methodology for Power Analysis from Emulation to RTL to Signoff
Sponsored by Synopsys
The shift left methodology can help lower power throughout the electronic design cycle. In this episode of Chalk Talk, William Ruby from Synopsys and Amelia Dalton explore the biggest energy efficiency design challenges facing engineers today, how Synopsys can help solve a variety of energy efficiency design challenges and how the shift left methodology can enable consistent power efficiency and power reduction.
Jul 29, 2024
91,806 views