fresh bytes
Subscribe Now

Musician Taryn Southern on composing her new album entirely with AI

If you heard Taryn Southern’s new single “Break Free” on the radio, you’d probably just keep driving or grocery shopping, or doing whatever you do in places that still have radios playing. The song is a big, moody ballad — the kind that might play during the climax of a Steven Spielberg movie. “Break Free” wasn’t composed by a John Williams copycat, but by artificial intelligence. The song is not a fluke or a novelty for Southern either; she’s using artificial intelligence platforms to create an entire album, called I AM AI. It’s the first LP to be entirely composed and produced with AI.

Continue reading at The Verge

Leave a Reply

featured blogs
Nov 24, 2021
The need for automatic mesh generation has never been clearer. The CFD Vision 2030 Study called most applied CFD 'onerous' and cited meshing's inability to generate complex meshes on the first... [[ Click on the title to access the full blog on the Cadence Community site. ]]...
Nov 24, 2021
I just saw an amazing video showing Mick Jagger and the Rolling Stones from 2021 mixed with Spot robot dogs from Boston Dynamics....
Nov 23, 2021
We explain clock domain crossing & common challenges faced during the ASIC design flow as chip designers scale up CDC verification for multi-billion-gate ASICs. The post Integration Challenges for Multi-Billion-Gate ASICs: Part 1 – Clock Domain Crossing appeared f...
Nov 8, 2021
Intel® FPGA Technology Day (IFTD) is a free four-day event that will be hosted virtually across the globe in North America, China, Japan, EMEA, and Asia Pacific from December 6-9, 2021. The theme of IFTD 2021 is 'Accelerating a Smart and Connected World.' This virtual event ...

featured video

Emulation and Prototyping to Accelerate Your Product Development Process

Sponsored by Cadence Design Systems

Validate your most sophisticated SoC designs before silicon and stay on schedule. Full system verification and early software development is possible with Cadence Palladium and Protium Dynamic Duo for IP/SoC verification, hardware and software regressions, full system verification, and early software development.

Click here for more information about Emulation and Prototyping from Cadence Design Systems

featured paper

10BASE-T1L single-pair Ethernet – closer network edge and fewer cables

Sponsored by Texas Instruments

What is single-pair Ethernet? Understand the key benefits of 10BASE-T1L single-pair Ethernet and see an example for a long-distance (>1 km) two-wire networking at 10 Mbps, in remote industrial, building and process automation applications.

Click to read more

featured chalk talk

In-Chip Sensing and PVT Monitoring

Sponsored by Synopsys

In-chip monitoring can significantly alter the lifecycle management landscape. By taking advantage of modern techniques, today’s more complex designs can be optimized even after they are deployed. In this episode of Chalk Talk, Amelia Dalton chats with Stephen Crosher of Synopsys about silicon lifecycle management and how to take full advantage of the optimization opportunities available for scalability, reliability, and much more.

Click here for more information about in-chip monitoring and sensing