EEJournal

fresh bytes
Subscribe Now
January 15, 2015

MIPS goes to Pluto

by Laura Domela

Screen_Shot_2015-01-15_at_10.03.21_AM.png

The probe carries American astronomer Clyde Tombaugh‘s ashes (he discovered Pluto in 1930) and has been navigating the solar system using two computer systems: one is used for command and data handling while the other handles guidance and control. For safety reasons, each of the two systems is duplicated, leading to a total of four on-board processors.

One small step for technology, one giant leap for CPUs

The CPU of choice for New Horizons is a MIPS-based Mongoose-V chip clocked at a whopping 12 MHz. Mongoose-V is a radiation-hardened version of the MIPS R3000 CPU and is manufactured by Synova, a Florida-based company that specializes in turnkey aeronautics solutions.
via Imagination Technologies

Continue reading 

Leave a Reply

featured blogs
How Synopsys IP and TSMC’s N12e Process are Driving AIoT
May 8, 2024
Learn how artificial intelligence of things (AIoT) applications at the edge rely on TSMC's N12e manufacturing processes and specialized semiconductor IP.The post How Synopsys IP and TSMC’s N12e Process are Driving AIoT appeared first on Chip Design....
More from Synopsys...
Captivating Component Art
May 2, 2024
I'm envisioning what one of these pieces would look like on the wall of my office. It would look awesome!...
More from Max's Cool Beans...

featured video

Introducing Altera® Agilex 5 FPGAs and SoCs

Sponsored by Intel

Learn about the Altera Agilex 5 FPGA Family for tomorrow’s edge intelligent applications.

To learn more about Agilex 5 visit: Agilex™ 5 FPGA and SoC FPGA Product Overview

featured paper

Achieve Greater Design Flexibility and Reduce Costs with Chiplets

Sponsored by Keysight

Chiplets are a new way to build a system-on-chips (SoCs) to improve yields and reduce costs. It partitions the chip into discrete elements and connects them with a standardized interface, enabling designers to meet performance, efficiency, power, size, and cost challenges in the 5 / 6G, artificial intelligence (AI), and virtual reality (VR) era. This white paper will discuss the shift to chiplet adoption and Keysight EDA's implementation of the communication standard (UCIe) into the Keysight Advanced Design System (ADS).

Dive into the technical details – download now.

featured chalk talk

Package Evolution for MOSFETs and Diodes
Sponsored by Mouser Electronics and Vishay
A limiting factor for both MOSFETs and diodes is power dissipation per unit area and your choice of packaging can make a big difference in power dissipation. In this episode of Chalk Talk, Amelia Dalton and Brian Zachrel from Vishay investigate how package evolution has led to new advancements in diodes and MOSFETs including minimizing package resistance, increasing power density, and more! They also explore the benefits of using Vishay’s small and efficient PowerPAK® and eSMP® packages and the migration path you will need to keep in mind when using these solutions in your next design.
Click here for more information about Vishay Semiconductors Signal DFN Package
Jul 10, 2023
34,516 views