EEJournal

fresh bytes
Subscribe Now
May 4, 2017

Chess with wireless, glowing nixie tubes

by Larra Morris

Lasermad’s Nixie Chessboards take 8-10 weeks to hand build, during which time each of the chess pieces is painstakingly built around a vintage nixie tube scavenged from the world’s dwindling supply, and the board is prepared with the wireless induction coils that power the pieces when they’re set on the board, lighting them up.

Continue reading at Boing Boing

Leave a Reply

featured blogs
Just What Is Democratized Design Anyway?
Nov 30, 2021
Explore the history of the chip design process, from the days of Integrated Device Manufacturers (IDMs) to EDA tools and today's era of democratized design. The post Just What Is Democratized Design Anyway? appeared first on From Silicon To Software....
More from Synopsys...
IC Packagers: Creating and Using Non-rounded Via Stacks in Package Designs
Nov 30, 2021
The demand for smaller electronics devices can be achieved by high-density layers in multi-layer build-up substrates or multi-layered printed circuit boards (PCB). Vias are essential in the design... [[ Click on the title to access the full blog on the Cadence Community site...
More from Cadence...
Groping for Le Mot Juste
Nov 29, 2021
Tell me if you've heard this before, but I'm looking for a Nordic word that has a sufficiently amorphous gestalt to make it confusing to explain in Norwegian....
More from Max's Cool Beans...
We Hope to See You at Intel® FPGA Technology Day 2021
Nov 8, 2021
Intel® FPGA Technology Day (IFTD) is a free four-day event that will be hosted virtually across the globe in North America, China, Japan, EMEA, and Asia Pacific from December 6-9, 2021. The theme of IFTD 2021 is 'Accelerating a Smart and Connected World.' This virtual event ...
More from Intel...

featured video

Integrity 3D-IC: Industry’s First Fully Integrated 3D-IC Platform

Sponsored by Cadence Design Systems

3D stacking of ICs is emerging as a preferred solution for chip designers facing a slowdown in Moore’s Law and the rising costs of advanced nodes. However, chip stacking creates new complexities, with extra considerations required for the mechanical, electrical, and thermal aspects of the whole stacked system. Watch this video for an overview of Cadence® Integrity™ 3D-IC, a comprehensive platform for 3D planning, implementation, and system analysis, enabling system-driven PPA for multi-chiplet designs.

Click here for more information

featured paper

10BASE-T1L single-pair Ethernet – closer network edge and fewer cables

Sponsored by Texas Instruments

What is single-pair Ethernet? Understand the key benefits of 10BASE-T1L single-pair Ethernet and see an example for a long-distance (>1 km) two-wire networking at 10 Mbps, in remote industrial, building and process automation applications.

Click to read more

featured chalk talk

10X Faster Analog Simulation with PrimeSim Continuum

Sponsored by Synopsys

IC design has come a very long way in a short amount of time. Today, our SoC designs frequently include integrated analog, 100+ Gigabit data rates and 3D stacked DRAM integrated into our SoCs on interposers. In order to keep our heads above water in all of this IC complexity, we need a unified circuit simulation workflow and a fast signoff SPICE and FastSPICE architecture. In this episode of Chalk Talk, Amelia Dalton chats with Hany Elhak from Synopsys about how the unified workflow of the PrimeSim Continuum from Synopsys can help you address systematic and scale complexity for your next IC design.

Click to read more about PrimeSim Continuum