fresh bytes
Subscribe Now

Charles Babbage left a computer program in Turin in 1840. Here it is.

In Autumn of 1840, Charles Babbage arrived in Turin for a meeting of Italian scientists, where he gave the only public explanation of the workings of his “Analytical Engine.” This machine was the mostly-imaginary upgrade of Babbage’s failed “Difference Engine.”

At the Accademia della Scienze di Torino (which was once run by Babbage’s host in Turin, Prof. Giovanni Plana), they still have all the paperwork that Babbage brought with him to Turin, which Babbage left behind as a gift for Plana and his associates.

These documents includes charts, engineering plans, lecture notes, a bunch of pencil-scribbled calculations on what seems to be leaves neatly sliced out of Babbage’s own notebooks, and, well, also these punch-cards.

Continue reading on Wired

Leave a Reply

featured blogs
Feb 22, 2024
The new Cadence training website is online! This newly redesigned website provides an overview of our well-respected training methods and courses, plus offerings that might be new to you. Modern design and top-of-the-page navigation make it easy to find just what you need'”q...
Feb 15, 2024
This artist can paint not just with both hands, but also with both feet, and all at the same time!...

featured video

Shape The Future Now with Synopsys ARC-V Processor IP

Sponsored by Synopsys

Synopsys ARC-V™ Processor IP delivers the optimal power-performance-efficiency and extensibility of ARC processors with broad software and tools support from Synopsys and the expanding RISC-V ecosystem. Built on the success of multiple generations of ARC processor IP covering a broad range of processor implementations, including functional safety (FS) versions, the ARC-V portfolio delivers what you need to optimize and differentiate your SoC.

Learn more about Synopsys ARC-V RISC-V Processor IP

featured paper

Reduce 3D IC design complexity with early package assembly verification

Sponsored by Siemens Digital Industries Software

Uncover the unique challenges, along with the latest Calibre verification solutions, for 3D IC design in this new technical paper. As 2.5D and 3D ICs redefine the possibilities of semiconductor design, discover how Siemens is leading the way in verifying complex multi-dimensional systems, while shifting verification left to do so earlier in the design process.

Click here to read more

featured chalk talk

Addressing the Challenges of Low-Latency, High-Performance Wi-Fi
In this episode of Chalk Talk, Amelia Dalton, Andrew Hart from Infineon, and Andy Ross from Laird Connectivity examine the benefits of Wi-Fi 6 and 6E, why IIoT designs are perfectly suited for Wi-Fi 6 and 6E, and how Wi-Fi 6 and 6E will bring Wi-Fi connectivity to a broad range of new applications.
Nov 17, 2023
12,820 views