EEJournal

fish fry
Subscribe Now
March 24, 2017

Standards Soup

Hybrid Systems, Board Design and a Bowl Full of Standards
by Amelia Dalton

With a dash of mini PCIe, a couple heaping spoonfuls of VPX and VNX and a whole lot of SBCs, Bill Ripley (Alligator Designs) and I are cooking up the perfect recipe for hybrid rugged computing. In this week’s episode of Fish Fry, Bill and I discuss the role of standards in hybrid systems, the evolving role of COTs in ruggedized systems, and why Alligator Designs can enable board design that other COTS providers cannot or will not do. Also this week, we take a closer look at the trade-off between fixed- and floating-point math in DSP algorithm implementation.


 

Download this episode (right click and save)

Links for March 24, 2017

More information about Alligator Designs

New Episode of Chalk Talk: Fixed Point, Floating Point – What Are the Needs of DSP Applications?

Leave a Reply

featured blogs
What the Heck Is Convolution?
Jul 3, 2020
[From the last episode: We looked at CNNs for vision as well as other neural networks for other applications.] We'€™re going to take a quick detour into math today. For those of you that have done advanced math, this may be a review, or it might even seem to be talking down...
More from Inside the IoT...
Masking and the C/C++ Bitwise Operators
Jul 2, 2020
Using the bitwise operators in general, and employing them to perform masking operations in particular, can be extremely efficacious....
More from Max\'s Cool Beans...
Here are the June 2020 Website Updates to Samtec.com
Jul 2, 2020
In June, we continued to upgrade several key pieces of content across the website, including more interactive product explorers on several pages and a homepage refresh. We also made a significant update to our product pages which allows logged-in users to see customer-specifi...
More from Samtec, Inc....

Featured Video

Product Update: Advances in DesignWare Die-to-Die PHY IP

Sponsored by Synopsys

Hear the latest about Synopsys' DesignWare Die-to-Die PHY IP for SerDes-based 112G USR/XSR and parallel-based HBI interfaces. The IP, available in advanced FinFET processes, addresses the power, bandwidth, and latency requirements of high-performance computing SoCs targeting hyperscale data center, AI, and networking applications.

Click here for more information about DesignWare Die-to-Die PHY IP Solutions

Featured Paper

Cryptography: How It Helps in Our Digital World

Sponsored by Maxim Integrated

Gain a basic understanding of how cryptography works and how cryptography can help you protect your designs from security threats.

Click here to download the whitepaper

Featured Chalk Talk

Benefits of FPGAs & eFPGA IP in Futureproofing Compute Acceleration

Sponsored by Achronix

In the quest to accelerate and optimize today’s computing challenges such as AI inference, our system designs have to be flexible above all else. At the confluence of speed and flexibility are today’s new FPGAs and e-FPGA IP. In this episode of Chalk Talk, Amelia Dalton chats with Mike Fitton from Achronix about how to design systems to be both fast and future-proof using FPGA and e-FPGA technology.

Click here for more information about the Achronix Speedster7 FPGAs