fish fry
Subscribe Now

High Speed Wizardry and a Steaming Cauldron of VPX Fixins

Hoodoo Rituals for New Technology Implementation

This week’s Fish Fry is a virtual bubbling cauldron of hoodoo rituals, VPX goodness, and bat wings. (OK, kidding about the bat wings). First up, I chat with a team from Elma Electronic about the perfect recipe for high speed wizardry in the world of VPX and the rituals we need to perform to get the newest and coolest technology features in OpenVPX. Continuing with our open architecture theme, I chat with Mike Walmsley from TE Connectivity about rugged embedded computing and the trends driving new interconnect design today.


 

Download this episode (right click and save)

Links for February 17, 2017

More information about Elma Electronic

More information about TE Connectivity

More information about Embedded Tech Trends

Leave a Reply

featured blogs
Oct 5, 2022
The newest version of Fine Marine - Cadence's CFD software specifically designed for Marine Engineers and Naval Architects - is out now. Discover re-conceptualized wave generation, drastically expanding the range of waves and the accuracy of the modeling and advanced pos...
Oct 4, 2022
We share 6 key advantages of cloud-based IC hardware design tools, including enhanced scalability, security, and access to AI-enabled EDA tools. The post 6 Reasons to Leverage IC Hardware Development in the Cloud appeared first on From Silicon To Software....
Sep 30, 2022
When I wrote my book 'Bebop to the Boolean Boogie,' it was certainly not my intention to lead 6-year-old boys astray....

featured video

PCIe Gen5 x16 Running on the Achronix VectorPath Accelerator Card

Sponsored by Achronix

In this demo, Achronix engineers show the VectorPath Accelerator Card successfully linking up to a PCIe Gen5 x16 host and write data to and read data from GDDR6 memory. The VectorPath accelerator card featuring the Speedster7t FPGA is one of the first FPGAs that can natively support this interface within its PCIe subsystem. Speedster7t FPGAs offer a revolutionary new architecture that Achronix developed to address the highest performance data acceleration challenges.

Click here for more information about the VectorPath Accelerator Card

featured paper

Algorithm Verification with FPGAs and ASICs

Sponsored by MathWorks

Developing new FPGA and ASIC designs involves implementing new algorithms, which presents challenges for verification for algorithm developers, hardware designers, and verification engineers. This eBook explores different aspects of hardware design verification and how you can use MATLAB and Simulink to reduce development effort and improve the quality of end products.

Click here to read more

featured chalk talk

Matter & NXP

Sponsored by Mouser Electronics and NXP Semiconductors

Interoperability in our growing Internet of things ecosystem has been a challenge for years. But the new Matter standard is looking to change all of that. It could not only make homes smarter but our design lives easier as well. In this episode of Chalk Talk, Amelia Dalton and Sujata Neidig from NXP examine how Matter will revolutionize IoT by increasing interoperability, simplifying development and providing a comprehensive approach to security and privacy. They also discuss what the roadmap for Matter looks like and how NXP’s Matter reference platforms can help you get started with your next IoT design.

Click here for more information about NXP Semiconductors Development Platforms for Enabling Matter Devices