EEJournal

fish fry
Subscribe Now
December 2, 2016

Reducing the Odds of Failure

Creating High-Integrity, Reliable Software with AdaCore
by Amelia Dalton

In today’s high-reliability embedded systems, failure is not an option. Not only is failure not an option, a bug in the software could result in catastrophic consquences. In this week’s episode of Fish Fry, we tackle these very issues with Quentin Ochem from AdaCore. Quentin and I discuss the myriad of challenges surrounding high-integrity, high-reliability software development, the benefits of AdaCore’s GNAT Pro software development suite, and how AdaCore’s GNAT Pro was used in the ExoMars program. Also this week, I unveil the winners of this year’s “Make It With Ada” contest and explain why having a solid strategy for signal integrity is crucial to your next system design.


 

Download this episode (right click and save)

Links for December 2, 2016

More information about AdaCore

Winners Announced for First Annual “Make with Ada” Programming Competition

New Episode of Chalk Talk: SI? Why Do I Care?

Leave a Reply

featured blogs
Integration and Verification of PCIe Gen4 Root Complex IP into an Arm-Based Server SoC Application
Aug 16, 2018
Learn about the challenges and solutions for integrating and verification PCIe(r) Gen4 into an Arm-Based Server SoC. Listen to this relatively short webinar by Arm and Cadence, as they describe the collaboration and results, including methodology and technology for speeding i...
More from Cadence...
This is a Story About Tape-Out Day
Aug 16, 2018
All of the little details were squared up when the check-plots came out for "final" review. Those same preliminary files were shared with the fab and assembly units and, of course, the vendors have c...
More from EMA Design Automation...
Interconnects For VITA 57.4 FMC+ Standard
Aug 15, 2018
VITA 57.4 FMC+ Standard As an ANSI/VITA member, Samtec supports the release of the new ANSI/VITA 57.4-2018 FPGA Mezzanine Card Plus Standard. VITA 57.4, also referred to as FMC+, expands upon the I/O capabilities defined in ANSI/VITA 57.1 FMC by adding two new connectors that...
More from Samtec, Inc....
Why are the IEEE President and President-Elect speaking in Ft. Collins? Because…
Aug 14, 2018
I worked at HP in Ft. Collins, Colorado back in the 1970s. It was a heady experience. We were designing and building early, pre-PC desktop computers and we owned the market back then. The division I worked for eventually migrated to 32-bit workstations, chased from the deskto...
More from EE Journal Editors Blog...
Configuring Your Speedcore eFPGA, Part 2: Configuration Time
Jul 30, 2018
As discussed in part 1 of this blog post, each instance of an Achronix Speedcore eFPGA in your ASIC or SoC design must be configured after the system powers up because Speedcore eFPGAs employ nonvolatile SRAM technology to store its configuration bits. The time required to pr...
More from Achronix...