EEJournal

fish fry
Subscribe Now
December 2, 2016

Reducing the Odds of Failure

Creating High-Integrity, Reliable Software with AdaCore
by Amelia Dalton

In today’s high-reliability embedded systems, failure is not an option. Not only is failure not an option, a bug in the software could result in catastrophic consquences. In this week’s episode of Fish Fry, we tackle these very issues with Quentin Ochem from AdaCore. Quentin and I discuss the myriad of challenges surrounding high-integrity, high-reliability software development, the benefits of AdaCore’s GNAT Pro software development suite, and how AdaCore’s GNAT Pro was used in the ExoMars program. Also this week, I unveil the winners of this year’s “Make It With Ada” contest and explain why having a solid strategy for signal integrity is crucial to your next system design.


 

Download this episode (right click and save)

Links for December 2, 2016

More information about AdaCore

Winners Announced for First Annual “Make with Ada” Programming Competition

New Episode of Chalk Talk: SI? Why Do I Care?

Leave a Reply

featured blogs
Virtuoso Meets Maxwell: Creating Connectivity Between Die and BGA Package for IC Packaging Process
Apr 17, 2021
'Virtuoso Meets Maxwell' is a blog series aimed at exploring the capabilities and potential of Virtuoso RF Solution and Virtuoso MultiTech. So, how does Virtuoso meets Maxwell? Now, the... [[ Click on the title to access the full blog on the Cadence Community site....
More from Cadence...
The Farmer’s Almanac for the Connected Farm.
Apr 16, 2021
Spring is in the air and summer is just around the corner. It is time to get out the Old Farmers Almanac and check on the planting schedule as you plan out your garden.  If you are unfamiliar with a Farmers Almanac, it is a publication containing weather forecasts, plantin...
More from Samtec, Inc....
Scaling FPGA-Based Prototyping to Meet Verification Demands of Complex SoCs
Apr 15, 2021
Explore the history of FPGA prototyping in the SoC design/verification process and learn about HAPS-100, a new prototyping system for complex AI & HPC SoCs. The post Scaling FPGA-Based Prototyping to Meet Verification Demands of Complex SoCs appeared first on From Silic...
More from Synopsys...
DFM: Still a really good thing to do!
Apr 14, 2021
By Simon Favre If you're not using critical area analysis and design for manufacturing to… The post DFM: Still a really good thing to do! appeared first on Design with Calibre....
More from Siemens Digital Industries Software...

featured video

The Verification World We Know is About to be Revolutionized

Sponsored by Cadence Design Systems

Designs and software are growing in complexity. With verification, you need the right tool at the right time. Cadence® Palladium® Z2 emulation and Protium™ X2 prototyping dynamic duo address challenges of advanced applications from mobile to consumer and hyperscale computing. With a seamlessly integrated flow, unified debug, common interfaces, and testbench content across the systems, the dynamic duo offers rapid design migration and testing from emulation to prototyping. See them in action.

Click here for more information

featured paper

From Chips to Ships, Solve Them All With HFSS

Sponsored by Ansys

There are virtually no limits to the design challenges that can be solved with Ansys HFSS and the new HFSS Mesh Fusion technology! Check out this blog to know what the latest innovation in HFSS 2021 can do for you.

Click here to read the blog post

Featured Chalk Talk

Single Pair Ethernet

Sponsored by Mouser Electronics and HARTING

Industry 4.0 brings serious demands on communication connections. Designers need to consider interoperability, processing, analytics, EMI reduction, field rates, communication protocols and much more. In this episode of Chalk Talk, Amelia Dalton chats with Piotr Polak and McKenzie Reed of Harting about using single-pair Ethernet for Industry 4.0.

Click here for more information about HARTING T1 Industrial Single Pair Ethernet (SPE) Products