fish fry
Subscribe Now

The Productivity Gap

Lynx Design System Bridges the Breach Between Chip Capacity and Engineering Ability

He’s been up all night. The row of green and white soda cans marks the passage of time in a steady line across his desk. Everyone else has gone home for the day, but he’s still here, clicking “send to voicemail” on his Mom’s call. Nothing, including days without sleep, is going to distract him from his looming deadline. We’ve all been there at least once or twice in our career – burning the engineering candle at both ends, struggling to do more with less. In this week’s Fish Fry, we take a closer look at the “Productivity Gap” that plagues all of us at one time or another. Andy Potemski (Synopsys) and I discuss the void between the enormous capacity of today’s chips and our ability to get the design job done. We discuss how the Lynx Design System can make our system design lives a whole lot easier and why the “Productivity Gap” is more prevalent now than ever before. 


 

Download this episode (right click and save)

Links for July 1, 2016

More information about Lynx Design System

New Episode of Chalk Talk: Maxim Integrated’s High Efficiency Power Solutions for 24V+ Systems 

 

Leave a Reply

featured blogs
Dec 4, 2023
The OrCAD X and Allegro X 23.1 release comes with a brand-new content delivery application called Cadence Doc Assistant, shortened to Doc Assistant, the next-gen app for content searching, navigation, and presentation. Doc Assistant, with its simplified content classification...
Nov 27, 2023
See how we're harnessing generative AI throughout our suite of EDA tools with Synopsys.AI Copilot, the world's first GenAI capability for chip design.The post Meet Synopsys.ai Copilot, Industry's First GenAI Capability for Chip Design appeared first on Chip Design....
Nov 6, 2023
Suffice it to say that everyone and everything in these images was shot in-camera underwater, and that the results truly are haunting....

featured video

Dramatically Improve PPA and Productivity with Generative AI

Sponsored by Cadence Design Systems

Discover how you can quickly optimize flows for many blocks concurrently and use that knowledge for your next design. The Cadence Cerebrus Intelligent Chip Explorer is a revolutionary, AI-driven, automated approach to chip design flow optimization. Block engineers specify the design goals, and generative AI features within Cadence Cerebrus Explorer will intelligently optimize the design to meet the power, performance, and area (PPA) goals in a completely automated way.

Click here for more information

featured paper

Power and Performance Analysis of FIR Filters and FFTs on Intel Agilex® 7 FPGAs

Sponsored by Intel

Learn about the Future of Intel Programmable Solutions Group at intel.com/leap. The power and performance efficiency of digital signal processing (DSP) workloads play a significant role in the evolution of modern-day technology. Compare benchmarks of finite impulse response (FIR) filters and fast Fourier transform (FFT) designs on Intel Agilex® 7 FPGAs to publicly available results from AMD’s Versal* FPGAs and artificial intelligence engines.

Read more

featured chalk talk

LEMBAS LTE/GNSS USB Modem from TE Connectivity
In today’s growing IoT design community, there is an increasing need for a smart connectivity system that helps both makers and enterprises get to market quickly. In this episode of Chalk Talk, Amelia Dalton chats with Jin Kim from TE Connectivity about TE’s LEMBAS LTE/GNSS USB Modem and how this plug-and-play solution can help jumpstart your next IoT design. They also explore the software, hardware, and data plan details of this solution and the design-in questions you should keep in mind when considering using the LEMBAS LTE/GNSS USB modem in your design.
Apr 20, 2023
27,152 views