fish fry
Subscribe Now

DAC to the Future

IoT, Debug, and Verification at DAC 2016

It’s that time again! This week’s Fish Fry is coming to y’all from the great state of Texas and the heart of the electronic design ecosystem: the Design Automation Conference in Austin. We’re laying out a virtual chuckwagon of DAC bounty. For our first course, we’ll fry up some IP with David Rose of UltraSoC. Next, dig in to delicious debug automation with Daniel Hansson of Verifyter. And finally, you can feast on aromatic ASIC/FPGA verification with Louie DeLuna and Krzysztof Szczur of Aldec. You’ll also want to stick around for our take on the entertaining bits and bobs at this year’s conference and a special News You May Have Missed.

 

 

Download this episode (right click and save)

Links for June 10, 2016

More information about the 2016 Design Automation Conference

More information about UltraSoC

More information about Verifyter

More information about Aldec

Aldec Extends Spectrum of Verification Tools for Use in Digital ASIC Designs

Leave a Reply

featured blogs
Jul 13, 2018
This year'€™s CDNLive Silicon Valley user conference had more than 100 presentations from 12 different technical tracks. More than 20 exhibitors participated in the Designer Expo. The customer paper on system-level PDN analysis methodology for an M.2 SSD of IC Packaging/Sig...
Jul 12, 2018
A single failure of a machine due to heat can bring down an entire assembly line to halt. At the printed circuit board level, we designers need to provide the most robust solutions to keep the wheels...
Jun 29, 2018
Once you'€™ve made the correct decision to add Speedcore eFPGA IP to your ASIC or SoC design, the next question you'€™ll need to answer is how large to make the eFPGA. That'€™s a multi-dimensional question because Speedcore eFPGAs contain many types of blocks including:...