fish fry
Subscribe Now

DAC to the Future

IoT, Debug, and Verification at DAC 2016

It’s that time again! This week’s Fish Fry is coming to y’all from the great state of Texas and the heart of the electronic design ecosystem: the Design Automation Conference in Austin. We’re laying out a virtual chuckwagon of DAC bounty. For our first course, we’ll fry up some IP with David Rose of UltraSoC. Next, dig in to delicious debug automation with Daniel Hansson of Verifyter. And finally, you can feast on aromatic ASIC/FPGA verification with Louie DeLuna and Krzysztof Szczur of Aldec. You’ll also want to stick around for our take on the entertaining bits and bobs at this year’s conference and a special News You May Have Missed.

 

 

Download this episode (right click and save)

Links for June 10, 2016

More information about the 2016 Design Automation Conference

More information about UltraSoC

More information about Verifyter

More information about Aldec

Aldec Extends Spectrum of Verification Tools for Use in Digital ASIC Designs

Leave a Reply

featured blogs
May 24, 2022
Today is going to be my monthly update. This normally runs on the last Friday of the month, but that's a Cadence Global Recharge Day, so we will all be off. For various other reasons, I need to... ...
May 20, 2022
I'm very happy with my new OMTech 40W CO2 laser engraver/cutter, but only because the folks from Makers Local 256 helped me get it up and running....
May 19, 2022
Learn about the AI chip design breakthroughs and case studies discussed at SNUG Silicon Valley 2022, including autonomous PPA optimization using DSO.ai. The post Key Highlights from SNUG 2022: AI Is Fast Forwarding Chip Design appeared first on From Silicon To Software....
May 12, 2022
By Shelly Stalnaker Every year, the editors of Elektronik in Germany compile a list of the most interesting and innovative… ...

featured video

EdgeQ Creates Big Connections with a Small Chip

Sponsored by Cadence Design Systems

Find out how EdgeQ delivered the world’s first 5G base station on a chip using Cadence’s logic simulation, digital implementation, timing and power signoff, synthesis, and physical verification signoff tools.

Click here for more information

featured paper

5 common Hall-effect sensor myths

Sponsored by Texas Instruments

Hall-effect sensors can be used in a variety of automotive and industrial systems. Higher system performance requirements created the need for improved accuracy and more integration – extending the use of Hall-effect sensors. Read this article to learn about common Hall-effect sensor misconceptions and see how these sensors can be used in real-world applications.

Click to read more

featured chalk talk

Introducing Vivado ML Editions

Sponsored by Xilinx

There are many ways that machine learning can help improve our IC designs, but when it comes to quality of results and design iteration - it’s a game changer. In this episode of Chalk Talk, Amelia Dalton chats with Nick Ni from Xilinx about the benefits of machine learning design optimization, what hierarchical module-based compilation brings to the table, and why extending a module design into an end-to-end flow can make all the difference in your next IC design.

Click here for more information about Vivado ML