EEJournal

fish fry
Subscribe Now
May 26, 2016

Bridge Over Pixelated Water

CrossLink Changes the Camera Interface Game
by Amelia Dalton

We’re talking about the building blocks of electronic design in this week’s Fish Fry. First, we take a closer look at some groundbreaking transistor technology. We investigate new research coming out of the Moscow Institute of Physics and Technology that could finally make graphene tunneling transistors a reality. Also this week, we examine Lattice Semiconductor’s CrossLink pASSP with Subra Chandramouli. Subra and I dive down into the details of this new programmable bridging device and reveal how ASSP and the FPGA parts of the CrossLink story can help you with your next camera or interface-enhanced design. 

 

 

Download this episode (right click and save)

Links for May 27, 2016

More information about Lattice Semiconductor

More information about CrossLink™

Feature Article by Jim Turley: The World’s Best Multiplexer – Lattice CrossLink pASSP Fits Into the Odd Spaces in New Designs

Abrupt current switching in graphene bilayer tunnel transistors enabled by van Hove singularities (Whitepaper)

Leave a Reply

featured blogs
What’s It All About, Alfie?
Sep 30, 2022
When I wrote my book 'Bebop to the Boolean Boogie,' it was certainly not my intention to lead 6-year-old boys astray....
More from Max's Cool Beans...
September Update: Cruise, CHIPS, FP8, and McLaren
Sep 30, 2022
Wow, September has flown by. It's already the last Friday of the month, the last day of the month in fact, and so time for a monthly update. Kaufman Award The 2022 Kaufman Award honors Giovanni (Nanni) De Micheli of École Polytechnique Fédérale de Lausanne...
More from Cadence...
What You Need to Know About Silicon Photonics
Sep 29, 2022
We explain how silicon photonics uses CMOS manufacturing to create photonic integrated circuits (PICs), solid state LiDAR sensors, integrated lasers, and more. The post What You Need to Know About Silicon Photonics appeared first on From Silicon To Software....
More from Synopsys...

featured video

PCIe Gen5 x16 Running on the Achronix VectorPath Accelerator Card

Sponsored by Achronix

In this demo, Achronix engineers show the VectorPath Accelerator Card successfully linking up to a PCIe Gen5 x16 host and write data to and read data from GDDR6 memory. The VectorPath accelerator card featuring the Speedster7t FPGA is one of the first FPGAs that can natively support this interface within its PCIe subsystem. Speedster7t FPGAs offer a revolutionary new architecture that Achronix developed to address the highest performance data acceleration challenges.

Click here for more information about the VectorPath Accelerator Card

featured paper

Algorithm Verification with FPGAs and ASICs

Sponsored by MathWorks

Developing new FPGA and ASIC designs involves implementing new algorithms, which presents challenges for verification for algorithm developers, hardware designers, and verification engineers. This eBook explores different aspects of hardware design verification and how you can use MATLAB and Simulink to reduce development effort and improve the quality of end products.

Click here to read more

featured chalk talk

Faster, More Predictable Path to Multi-Chiplet Design Closure

Sponsored by Cadence Design Systems

The challenges for 3D IC design are greater than standard chip design - but they are not insurmountable. In this episode of Chalk Talk, Amelia Dalton chats with Vinay Patwardhan from Cadence Design Systems about the variety of challenges faced by 3D IC designers today and how Cadence’s integrated, high-capacity Integrity 3D IC Platform, with its 3D design planning and implementation cockpit, flow manager and co-design capabilities will not only help you with your next 3D IC design.

Click here for more information about Integrity 3D-IC Platform from Cadence Design Systems