EEJournal

fish fry
Subscribe Now
April 1, 2016

Boxes to Boards and Back Again

Technology Transitions, VPX, and the Challenges of SoCs in Embedded Design
by Amelia Dalton

Consolidation and innovation in embedded design is the name of the game for this week’s Fish Fry. We chat with Ken Grob (Elma Electronics) about VPX, getting your box design onto a board, and the many advantages of implementing a system on chip or system on module in your next embedded design. In a special “This isn’t an April Fools’ joke” edition of News You May Have Missed, we investigate how the foam created by a tiny frog from Trinidad may revolutionize antibiotic delivery. Also this week, we check out the many challenges and alternatives for thermal management.


 

Download this episode (right click and save)

Links for April 1, 2016

More information about Elma Electronic

Using Frog Foam to Deliver Antibiotics 

New Episode of Chalk Talk: Thermal Management

Leave a Reply

featured blogs
Make a DATE with the Young People Programme
Dec 7, 2023
Building on the success of previous years, the 2024 edition of the DATE (Design, Automation and Test in Europe) conference will once again include the Young People Programme. The largest electronic design automation (EDA) conference in Europe, DATE will be held on 25-27 March...
More from Cadence...
The Importance of Memory Architecture for AI SoCs
Dec 7, 2023
Explore the different memory technologies at the heart of AI SoC memory architecture and learn about the advantages of SRAM, ReRAM, MRAM, and beyond.The post The Importance of Memory Architecture for AI SoCs appeared first on Chip Design....
More from Synopsys...
A Haunting World Underwater
Nov 6, 2023
Suffice it to say that everyone and everything in these images was shot in-camera underwater, and that the results truly are haunting....
More from Max's Cool Beans...

featured video

Dramatically Improve PPA and Productivity with Generative AI

Sponsored by Cadence Design Systems

Discover how you can quickly optimize flows for many blocks concurrently and use that knowledge for your next design. The Cadence Cerebrus Intelligent Chip Explorer is a revolutionary, AI-driven, automated approach to chip design flow optimization. Block engineers specify the design goals, and generative AI features within Cadence Cerebrus Explorer will intelligently optimize the design to meet the power, performance, and area (PPA) goals in a completely automated way.

Click here for more information

featured paper

Power and Performance Analysis of FIR Filters and FFTs on Intel Agilex® 7 FPGAs

Sponsored by Intel

Learn about the Future of Intel Programmable Solutions Group at intel.com/leap. The power and performance efficiency of digital signal processing (DSP) workloads play a significant role in the evolution of modern-day technology. Compare benchmarks of finite impulse response (FIR) filters and fast Fourier transform (FFT) designs on Intel Agilex® 7 FPGAs to publicly available results from AMD’s Versal* FPGAs and artificial intelligence engines.

Read more

featured chalk talk

One Year of Synopsys Cloud: Adoption, Enhancements and Evolution
Sponsored by Synopsys
The adoption of the cloud in the design automation industry has encouraged innovation across the entire semiconductor lifecycle. In this episode of Chalk Talk, Amelia Dalton chats with Vikram Bhatia from Synopsys about how Synopsys is redefining EDA in the Cloud with the industry’s first complete browser-based EDA-as-a-Service cloud platform. They explore the benefits that this on-demand pay-per use, web-based portal can bring to your next design. 
Click here for more information about Synopsys Cloud
Jul 11, 2023
18,011 views