fish fry
Subscribe Now

Show Me The MEMS Money

2015 MEMS Executive Congress Technology Showcase

It’s that time of year again. When the accelerometers run cold, the gyroscopes start changing colors and float gently to the ground, and the magnetometers tuck themselves in for the long winter ahead. Yes, it’s time for our annual MEMS Executive Congress run down. With a little help from Fish Fry field reporter Larra Morris, we have the scoop on the coolest technologies featured at this year’s MEMS Executive Congress MEMS and Sensor Technology Showcase. From smart baby monitors to the newest in anisotropic magneto-resistive (AMR) sensor technology to the new (and super cool) Bosch eBike, this week’s Fish Fry has a little bit of MEMS action for everyone. Also this week, we check out the details of On Semiconductor’s new MatrixCam Video Development Kit.


 

Download this episode (right click and save)

Links for November 13, 2015

More information about the 2015 MEMS Executive Congress

More information about the 2015 MEMS Executive Congress MEMS and Sensor Technology Showcase

New Episode of Chalk Talk: MatrixCam Video Developent Kit from ON Semiconductor

Leave a Reply

featured blogs
Dec 8, 2023
Read the technical brief to learn about Mixed-Order Mesh Curving using Cadence Fidelity Pointwise. When performing numerical simulations on complex systems, discretization schemes are necessary for the governing equations and geometry. In computational fluid dynamics (CFD) si...
Dec 7, 2023
Explore the different memory technologies at the heart of AI SoC memory architecture and learn about the advantages of SRAM, ReRAM, MRAM, and beyond.The post The Importance of Memory Architecture for AI SoCs appeared first on Chip Design....
Nov 6, 2023
Suffice it to say that everyone and everything in these images was shot in-camera underwater, and that the results truly are haunting....

featured video

Dramatically Improve PPA and Productivity with Generative AI

Sponsored by Cadence Design Systems

Discover how you can quickly optimize flows for many blocks concurrently and use that knowledge for your next design. The Cadence Cerebrus Intelligent Chip Explorer is a revolutionary, AI-driven, automated approach to chip design flow optimization. Block engineers specify the design goals, and generative AI features within Cadence Cerebrus Explorer will intelligently optimize the design to meet the power, performance, and area (PPA) goals in a completely automated way.

Click here for more information

featured paper

Power and Performance Analysis of FIR Filters and FFTs on Intel Agilex® 7 FPGAs

Sponsored by Intel

Learn about the Future of Intel Programmable Solutions Group at intel.com/leap. The power and performance efficiency of digital signal processing (DSP) workloads play a significant role in the evolution of modern-day technology. Compare benchmarks of finite impulse response (FIR) filters and fast Fourier transform (FFT) designs on Intel Agilex® 7 FPGAs to publicly available results from AMD’s Versal* FPGAs and artificial intelligence engines.

Read more

featured chalk talk

dsPIC33CH DSCs: Two dsPIC33Cs on a Single Chip
Sponsored by Mouser Electronics and Microchip
In this episode of Chalk Talk, Vijay Bapu from Microchip and Amelia Dalton explore the benefits of dual core digital signal controllers. They discuss the key specifications to keep in mind when it comes to single core and dual core DSCs and how you can reduce your development time, save board space and cost and keep the performance and isolation you need with Microchip’s dsPIC33CH DSCs.
Jan 24, 2023
37,634 views