fish fry
Subscribe Now

On the Edge of Tomorrow

IP and the World of IoT Edge Devices

How do you dream in IoT? Does the Power Bogey Man burn up your diodes? Does process integration lurk in the shadows? Never fear, my engineering compatriots – help is on the way. In this week’s Fish Fry, we delve into the deep dark secrets of IoT IP. My guest Ron Lowman and I discuss how subsystem re-architecture can keep that Power Bogey Man at bay, what design requirements should be tackled first, and how IP may just be the key to sweet IoT dreams after all. 

 

 

Download this episode (right click and save)

Links for November 5, 2015

More information on Synopsys’ IP portfolio for IoT

Webinar: Achieving Energy Efficiency for IoT Designs

Videos: Insights on IoT

Star Wars: The Force Awakens Countdown Clock

Star Wars Death Star Waffle Maker

 

Leave a Reply

featured blogs
Aug 20, 2018
Xilinx is holding three Developer Forums later this year and registration for the two October events is now open. The US event is being held at the Fairmont Hotel in downtown San Jose on October 1-2. The Beijing event is being held at the Beijing International Hotel on Octobe...
Aug 20, 2018
'€œCircle the wagons.'€ We can find wisdom in these Pilgrim words. The majority of multi-layer printed circuit boards feature at least one, and often a few or several layers that are a ground pour. The b...
Aug 20, 2018
Last summer, I took Fridays to write about technology museums. I planned to do a series on Fridays this summer on the odd jobs that I have done in my life before I started what you might consider my real career. But then Cadence Cloud took precedence. But now it is the dog-da...
Aug 17, 2018
Samtec’s growing portfolio of high-performance Silicon-to-Silicon'„¢ Applications Solutions answer the design challenges of routing 56 Gbps signals through a system. However, finding the ideal solution in a single-click probably is an obstacle. Samtec last updated the...
Jul 30, 2018
As discussed in part 1 of this blog post, each instance of an Achronix Speedcore eFPGA in your ASIC or SoC design must be configured after the system powers up because Speedcore eFPGAs employ nonvolatile SRAM technology to store its configuration bits. The time required to pr...