fish fry
Subscribe Now

Stacking the Die

FinFETs and the New Age of 3D ICs

It’s time for the FinFET rubber to meet the road. In this week’s Fish Fry, we look into the issues surrounding FinFET design today. My guest this week is Swami Venkat (Synopsys) and we chat about FinFET adoption (or lack thereof), the specific needs of FinFET design from an EDA point of view, and timing analysis in FinFET designs. Also this week, we check out how and why performance-per-watt will play an increasingly larger (and more important) role in our FinFET designs. 


 

Download this episode (right click and save)

Links for August 14, 2015

More information FinFET solutions from Synopsys

New Episode of Chalk Talk: Performance-per-Watt with FinFET-Based All Programmable Architectures

Leave a Reply

featured blogs
Aug 17, 2018
If you read my post Who Put the Silicon in Silicon Valley? then you know my conclusion: Let's go with Shockley. He invented the transistor, came here, hired a bunch of young PhDs, and sent them out (by accident, not design) to create the companies, that created the compa...
Aug 16, 2018
All of the little details were squared up when the check-plots came out for "final" review. Those same preliminary files were shared with the fab and assembly units and, of course, the vendors have c...
Aug 15, 2018
VITA 57.4 FMC+ Standard As an ANSI/VITA member, Samtec supports the release of the new ANSI/VITA 57.4-2018 FPGA Mezzanine Card Plus Standard. VITA 57.4, also referred to as FMC+, expands upon the I/O capabilities defined in ANSI/VITA 57.1 FMC by adding two new connectors that...
Aug 14, 2018
I worked at HP in Ft. Collins, Colorado back in the 1970s. It was a heady experience. We were designing and building early, pre-PC desktop computers and we owned the market back then. The division I worked for eventually migrated to 32-bit workstations, chased from the deskto...
Jul 30, 2018
As discussed in part 1 of this blog post, each instance of an Achronix Speedcore eFPGA in your ASIC or SoC design must be configured after the system powers up because Speedcore eFPGAs employ nonvolatile SRAM technology to store its configuration bits. The time required to pr...