fish fry
Subscribe Now

The Zen of Verification and IoT Maintenance

Finding a Holistic Way to Verify Your IoT

Welcome to the Fish Fry commune my friends. This week we’re bringing zen to your IoT verification process. My guest is John Koeter from Synopsys and we are taking a closer look at holistic ways to verify our IoT designs. John and I discuss verification in IoT, the unique challenges of IP in IoT, and the best places for foodies in the Bay Area. Also this week, we check out how you can lower your BOM bottom line (that might not be obvious by simply looking at component costs) and we’re giving everyone another chance to win an Odyssey MAX® 10 FPGA and BLE Sensor Kit.


 

Download this episode (right click and save)

Links for July 24, 2015

More information about Synopsys’ DesignWare IP for the Internet of Things

Synopsys and TSMC Collaborate to Develop Integrated IoT Platform for TSMC 40-nm Ultra-Low-Power Process

New Episode of Chalk Talk: 10 Secrets to Getting a Lower BOM Cost

More information about the Odyssey MAX® 10 FPGA and BLE Sensor Kit

Mpression Odyssey Kit Example Applications: Track Rover and Quadcopter


Leave a Reply

featured blogs
Dec 1, 2023
Why is Design for Testability (DFT) crucial for VLSI (Very Large Scale Integration) design? Keeping testability in mind when developing a chip makes it simpler to find structural flaws in the chip and make necessary design corrections before the product is shipped to users. T...
Nov 27, 2023
See how we're harnessing generative AI throughout our suite of EDA tools with Synopsys.AI Copilot, the world's first GenAI capability for chip design.The post Meet Synopsys.ai Copilot, Industry's First GenAI Capability for Chip Design appeared first on Chip Design....
Nov 6, 2023
Suffice it to say that everyone and everything in these images was shot in-camera underwater, and that the results truly are haunting....

featured video

Dramatically Improve PPA and Productivity with Generative AI

Sponsored by Cadence Design Systems

Discover how you can quickly optimize flows for many blocks concurrently and use that knowledge for your next design. The Cadence Cerebrus Intelligent Chip Explorer is a revolutionary, AI-driven, automated approach to chip design flow optimization. Block engineers specify the design goals, and generative AI features within Cadence Cerebrus Explorer will intelligently optimize the design to meet the power, performance, and area (PPA) goals in a completely automated way.

Click here for more information

featured paper

3D-IC Design Challenges and Requirements

Sponsored by Cadence Design Systems

While there is great interest in 3D-IC technology, it is still in its early phases. Standard definitions are lacking, the supply chain ecosystem is in flux, and design, analysis, verification, and test challenges need to be resolved. Read this paper to learn about design challenges, ecosystem requirements, and needed solutions. While various types of multi-die packages have been available for many years, this paper focuses on 3D integration and packaging of multiple stacked dies.

Click to read more

featured chalk talk

Peltier Modules
Do you need precise temperature control? Does your application need to be cooled below ambient temperature? If you answered yes to either of these questions, a peltier module may be the best solution for you. In this episode of Chalk Talk, Amelia Dalton chats with Rex Hallock from CUI Devices about the limitations and unique benefits of peltier modules, how CUI Devices’ arcTEC™ structure can make a big difference when it comes to thermal stress and fatigue of peltier modules, and how you can get started using a peltier module in your next design.
Jan 3, 2023
39,073 views