fish fry
Subscribe Now

Silent Switching 101

Smarter Power Part Three

The average person owns thousands of them but many of us don’t know exactly what they do. We’re talking about the unsung heroes of DC/DC regulators, the silent switchers that quietly power our world. In this week’s Fish Fry, we’re swimming in the power end of the pool with Leonard Stargat. Leonard is here to unveil the mysteries of silent switching. Don’t know what a silent switcher is or why you need it? Never fear, Fish Fry is here to help! In the third part of our smarter power series, we take a closer look at how switching regulators can replace linear regulators in the power ecosystem.


 

Download this episode (right click and save)

Links for June 5, 2015

Feature Article by Kevin Morris: Selling the Soul of Innovation — Greed Trumps Vision in Technology Mergers

Reduce EMI and Improve Efficiency with Silent Switcher Designs (Application Note)

42V, 5A Synchronous Step-Down Silent Switcher with 2.5µA Quiescent Current (Datasheet)

Leave a Reply

featured blogs
Nov 24, 2021
The need for automatic mesh generation has never been clearer. The CFD Vision 2030 Study called most applied CFD 'onerous' and cited meshing's inability to generate complex meshes on the first... [[ Click on the title to access the full blog on the Cadence Community site. ]]...
Nov 24, 2021
I just saw an amazing video showing Mick Jagger and the Rolling Stones from 2021 mixed with Spot robot dogs from Boston Dynamics....
Nov 23, 2021
We explain clock domain crossing & common challenges faced during the ASIC design flow as chip designers scale up CDC verification for multi-billion-gate ASICs. The post Integration Challenges for Multi-Billion-Gate ASICs: Part 1 – Clock Domain Crossing appeared f...
Nov 8, 2021
Intel® FPGA Technology Day (IFTD) is a free four-day event that will be hosted virtually across the globe in North America, China, Japan, EMEA, and Asia Pacific from December 6-9, 2021. The theme of IFTD 2021 is 'Accelerating a Smart and Connected World.' This virtual event ...

featured video

Emulation and Prototyping to Accelerate Your Product Development Process

Sponsored by Cadence Design Systems

Validate your most sophisticated SoC designs before silicon and stay on schedule. Full system verification and early software development is possible with Cadence Palladium and Protium Dynamic Duo for IP/SoC verification, hardware and software regressions, full system verification, and early software development.

Click here for more information about Emulation and Prototyping from Cadence Design Systems

featured paper

10BASE-T1L single-pair Ethernet – closer network edge and fewer cables

Sponsored by Texas Instruments

What is single-pair Ethernet? Understand the key benefits of 10BASE-T1L single-pair Ethernet and see an example for a long-distance (>1 km) two-wire networking at 10 Mbps, in remote industrial, building and process automation applications.

Click to read more

featured chalk talk

Introducing Vivado ML Editions

Sponsored by Xilinx

There are many ways that machine learning can help improve our IC designs, but when it comes to quality of results and design iteration - it’s a game changer. In this episode of Chalk Talk, Amelia Dalton chats with Nick Ni from Xilinx about the benefits of machine learning design optimization, what hierarchical module-based compilation brings to the table, and why extending a module design into an end-to-end flow can make all the difference in your next IC design.

Click here for more information about Vivado ML